Manuals / Cypress / Computer Equipment / Computer Hardware

Cypress CY7C1566V18, CY7C1577V18 TAP Controller Block Diagram, TAP Electrical Characteristics

Models: CY7C1570V18 CY7C1577V18 CY7C1566V18 CY7C1568V18

1 28

Download 28 pages 15.04 Kb

Page 15

CY7C1566V18, CY7C1577V18 CY7C1568V18, CY7C1570V18

TAP Controller Block Diagram


																						0
																						0

																			Bypass Register

TDI						Selection													2	1		0						Selection
																			2	1		0

														Instruction Register
						Circuitry								Instruction Register
																												Circuitry
												31		30	29	.	.		2	1		0						Circuitry



														Identification Register

												108		.	.	.	.		2	1		0



														Boundary Scan Register

	TCK

																TAP Controller

	TMS
	TMS

TDO

TAP Electrical Characteristics

Over the Operating Range [11, 12, 13]

Parameter	Description	Test Conditions	Min	Max	Unit
VOH1	Output HIGH Voltage	IOH = −2.0 mA	1.4		V
VOH2	Output HIGH Voltage	IOH = −100 μA	1.6		V
VOL1	Output LOW Voltage	IOL = 2.0 mA		0.4	V
VOL2	Output LOW Voltage	IOL = 100 μA		0.2	V
VIH	Input HIGH Voltage		0.65VDD	VDD + 0.3	V
VIL	Input LOW Voltage		–0.3	0.35VDD	V
IX	Input and Output Load Current	GND ≤ VI ≤ VDD	–5	5	μA

Notes

11.These characteristics apply to the TAP inputs (TMS, TCK, TDI, and TDO). Parallel load levels are specified in Electrical Characteristics on page 20.

12.Test conditions are specified using the load in TAP AC Test Conditions. tR/tF = 1 ns.

13.All voltage refers to ground.

Document Number: 001-06551 Rev. *E

Page 15 of 28

[+] Feedback

Image 15

Cypress CY7C1566V18, CY7C1577V18, CY7C1570V18, CY7C1568V18 manual TAP Controller Block Diagram, TAP Electrical Characteristics

Contents

Selection Guide FeaturesConfigurations Functional Description Logic Block Diagram CY7C1577V18 Logic Block Diagram CY7C1566V18 Logic Block Diagram CY7C1570V18 Logic Block Diagram CY7C1568V18 CY7C1577V18 8M x Pin ConfigurationBall Fbga 15 x 17 x 1.4 mm Pinout CY7C1566V18 8M x CY7C1570V18 2M x CY7C1568V18 4M x Pin Definitions Pin Name Pin DescriptionSynchronous Read/Write Input. When TCK Pin for Jtag Power Supply Inputs to the Core of the DevicePower Supply Inputs for the Outputs of the Device TDO for Jtag Functional Overview SRAM#1 SRAM#2 Valid Data Indicator QvldApplication Example Echo Clocks Write Cycle Descriptions OperationComments Into the device. D359 remains unaltered Write cycle description table for CY7C1577V18 followsWrite cycle description table for CY7C1570V18 follows Device Ieee 1149.1 Serial Boundary Scan Jtag Idcode State diagram for the TAP controller follows TAP Controller State Diagram TAP Electrical Characteristics TAP Controller Block Diagram TAP Timing and Test Conditions TAP AC Switching Characteristics Register Name Bit Size Identification Register DefinitionsScan Register Sizes Instruction Codes Bit Number Bump ID Boundary Scan Order DLL Constraints Power Up Sequence in DDR-II+ SramPower Up Waveforms Power Up Sequence Range Ambient Electrical CharacteristicsDC Electrical Characteristics Maximum Ratings Parameter Description Test Conditions Max Unit AC Electrical CharacteristicsCapacitance Thermal Resistance AC Test Loads and Waveforms AC Test Loads and Waveforms LOW Switching CharacteristicsParameter Min Max High Read NOP Write Switching WaveformsRead/Write/Deselect Sequence 29, 30 NOP Ordering Information CY7C1566V18, CY7C1577V18 Ball Fbga 15 x 17 x 1.4 mm Package Diagram IGS ECN No Issue Orig. Description of Change DateDocument History NXR