Manuals
/
Brands
/
Computer Equipment
/
Computer Hardware
/
Cypress
/
Computer Equipment
/
Computer Hardware
Cypress
CY7C64013C, CY7C64113C manual
1
1
51
51
Download
51 pages, 2.61 Mb
Full-Speed USB (12-Mbps) Function
CY7C64013C
CY7C64113C
CypressSemiconductor Corporation
•
198 Champion Court
•
San
Jose
,
CA 95134-1709
•
408-943-2600
Document #: 38-08001 Rev. *B
Revised March 3, 2006
Full-Speed USB (12-Mbps) Function
[+] Feedback
Contents
Main
Page
Page
Page
Page
CY7C64013C CY7C64113C
1.0 Features
CY7C64013C CY7C64113C
2.0 Functional Overview
Logic Block Diagram
3.0 Pin Configurations
CY7C64113C 48-pin SSOP
28-pin SOIC
CY7C64013C
CY7C64013C 28-pin PDIP
4.0 Product Summary Tables
4.1 Pin Assignments
4.2 I/O Register Summary
CY7C64013C CY7C64113C
4.3 Instruction Set Summary
CY7C64013C CY7C64113C
5.0 Programming Model
5.1 14-Bit Program Counter (PC)
Page
5.2 8-Bit Accumulator (A)
5.3 8-Bit Temporary Register (X)
5.4 8-Bit Program Stack Pointer (PSP)
5.5 8-Bit Data Stack Pointer (DSP)
5.6 Address Modes
6.0 Clocking
7.0 Reset
7.1 Power-On Reset (POR)
7.2 Watchdog Reset (WDR)
8.0 Suspend Mode
9.0 General-Purpose I/O (GPIO) Ports
9.1 GPIO Configuration Port
9.2 GPIO Interrupt Enable Ports
10.0 DAC Port
10.1 DAC Isink Registers
10.2 DAC Port Interrupts
11.0 12-Bit Free-Running Timer
10 9 785
64 3 2
12.0 I2C and HAPI Configuration Register
1.024-ms Interrupt 128-
To Timer Register 8
13.0 I2C-compatible Controller
Page
14.0 Hardware Assisted Parallel Interface (HAPI)
15.0 Processor Status and Control Register
16.0 Interrupts
16.1 Interrupt Vectors
CPU
16.2 Interrupt Latency
16.3 USB Bus Reset Interrupt
16.4 Timer Interrupt
16.5 USB Endpoint Interrupts
16.6 DAC Interrupt
16.7 GPIO/HAPI Interrupt
16.8 I2C Interrupt
17.0 USB Overview
17.1 USB Serial Interface Engine (SIE)
17.2 USB Enumeration
17.3 USB Upstream Port Status and Control
18.0 USB Serial Interface Engine Operation
18.1 USB Device Address
18.2 USB Device Endpoints
18.3 USB Control Endpoint Mode Register
18.4 USB Non-Control Endpoint Mode Registers
18.5 USB Endpoint Counter Registers
18.6 Endpoint Mode/Count Registers Update and Locking Mechanism
1. IN Token
H O S T
D E V I C E
2. OUT or SETUP Token without CRC error
3. OUT or SETUP Token with CRC error
19.0 USB Mode Tables
Page
CY7C64013C CY7C64113C
Page
20.0 Register Summary
Address Register Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Read/Write/ Both/-
Default/ Reset
21.0 Sample Schematic
22.0 Absolute Maximum Ratings
23.0 Electrical Characteristics
24.0 Switching Characteristics
23.0 Electrical Characteristics
t OED t
t
25.0 Ordering Information
t
t t t
26.0 Package Diagrams
48-Lead Shrunk Small Outline Package
PACKAGEWEIGHT:2.15 gms
LEADENDOPTION
51-85061-*C
26.0 Package Diagrams
MIN. MAX.
DOESINCLUDE MOLD MISMATCH AND ARE MEASURED AT THE MOLD PARTING LINE.
28-Lead (300-Mil) Molded SOIC
Document History Page