Manuals / Cypress / Computer Equipment / Computer Hardware

Cypress STK12C68 AutoStore or Power Up RECALL, Switching Waveform, Low Voltage Trigger VSWITCH to

Models: STK12C68

1 20

Page 11

							STK12C68
AutoStore or Power Up RECALL
Parameter	Alt	Description			STK12C68		Unit
Parameter	Alt	Description			Min	Max	Unit
					Min	Max
tHRECALL [13]	tRESTORE	Power up RECALL Duration				550	μs
tSTORE [14, 15, 16]	tHLHZ	STORE Cycle Duration				10	ms
tDELAY [9, 15]	tHLQZ , tBLQZ	Time Allowed to Complete SRAM Cycle			1		μs
VSWITCH		Low Voltage Trigger Level			4.0	4.5	V
VRESET		Low Voltage Reset Level				3.9	V
tVCCRISE		VCC Rise Time			150		μs
tVSBL[11]		Low Voltage Trigger (VSWITCH) to	HSB	Low		300	ns

Switching Waveform

Figure 11. AutoStore/Power Up RECALL

Notes

13.tHRECALL starts from the time VCC rises above VSWITCH.

14.CE and OE low for output behavior.

15.CE and OE low and WE high for output behavior.

16.HSB is asserted low for 1us when VCAP drops through VSWITCH. If an SRAM Write has not taken place since the last nonvolatile cycle, HSB is released and no store takes place.

Document Number: 001-51027 Rev. **

Page 11 of 20

[+] Feedback

Page 11

Image 11

Contents

Cypress Semiconductor Corporation FeaturesSTK12C68 Functional DescriptionOutput Enable, Active LOW. The active LOW Pin ConfigurationsPin Definitions Write Enable Input, Active LOW. When the chip is enabled andAutoStore Operation Device OperationSRAM Read SRAM WriteHardware STORE HSB Operation AutoStore Inhibit ModeHardware RECALL Power Up Figure 3. AutoStore Inhibit ModeHardware Protect Low Average Active PowerData Protection Noise ConsiderationsSTK12C68 Best PracticesTable 1. Hardware Mode Selection PowerSTK12C68 DC Electrical CharacteristicsMaximum Ratings Operating RangeThermal Resistance STK12C68Data Retention and Endurance CapacitanceSTK12C68 AC Switching CharacteristicsSwitching Waveforms SRAM Read CycleSTK12C68 SRAM Write CycleSwitching Waveforms STK12C68 AutoStore or Power Up RECALLSwitching Waveform Low Voltage Trigger VSWITCH to17. The software sequence is clocked on the falling edge of CE without involving OE double clocking aborts the sequence Software Controlled STORE/RECALL CycleSwitching Waveform STK12C68+ Feedback Hardware STORE CycleSwitching Waveform STK12C68STK12C68 Part Numbering nomenclature STK12C68 - S F 45 I TROrdering Information Package DiagramSTK12C68 Ordering Information continuedPackage Diagram Figure 15. 28-Pin 300 Mil PDIP Package DiagramsSTK12C68 Figure 14. 28-Pin 330 Mil SOIC+ Feedback Package Diagrams continuedSTK12C68 Figure 16. 28-Pin 600 Mil PDIPPage 18 of Package Diagrams continuedSTK12C68 Figure 17. 28-Pin 300 Mil Side Braze DILSTK12C68 Package Diagrams continued1. ALL DIMENSION ARE IN INCHES AND MILLIMETERS MIN/MAX 2. JEDEC 95 OUTLINE# MO-041 3. PACKAGE WEIGHT TBDWorldwide Sales and Design Support Sales, Solutions, and Legal InformationPSoC Solutions Document History Page

AutoStore or Power Up RECALL

Low Voltage Trigger (VSWITCH) to

Switching Waveform

Page 11 of 20