Manuals / Cypress / Computer Equipment / Computer Hardware

Cypress STK12C68 manual Ordering Information continued, Package Diagram

Models: STK12C68

1 20

Page 15

				STK12C68
Ordering Information (continued)

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	STK12C68-SF45TR	001-85058	28-pin SOIC (330 mil)	Commercial

	STK12C68-SF45	001-85058	28-pin SOIC (330 mil)

	STK12C68-PF45	001-85014	28-pin PDIP (300 mil)

	STK12C68-WF45	001-85017	28-pin PDIP (600 mil)

	STK12C68-C45	001-51695	28-pin CDIP (300 mil)

	STK12C68-L45	001-51696	28-pin LCC (350 mil)

	STK12C68-SF45ITR	001-85058	28-pin SOIC (330 mil)	Industrial

	STK12C68-SF45I	001-85058	28-pin SOIC (330 mil)

	STK12C68-PF45I	001-85014	28-pin PDIP (300 mil)

	STK12C68-WF45I	001-85017	28-pin PDIP (600 mil)

	STK12C68-C45I	001-51695	28-pin CDIP (300 mil)

	STK12C68-L45I	001-51696	28-pin LCC (350 mil)

All parts are Pb-free. The above table contains Final information. Contact your local Cypress sales representative for availability of these parts

Document Number: 001-51027 Rev. **

Page 15 of 20

[+] Feedback

Page 15

Image 15

Cypress STK12C68 manual Ordering Information continued, Package Diagram

Contents

Cypress Semiconductor Corporation FeaturesSTK12C68 Functional DescriptionOutput Enable, Active LOW. The active LOW Pin ConfigurationsPin Definitions Write Enable Input, Active LOW. When the chip is enabled andAutoStore Operation Device OperationSRAM Read SRAM WriteHardware STORE HSB Operation AutoStore Inhibit ModeHardware RECALL Power Up Figure 3. AutoStore Inhibit ModeHardware Protect Low Average Active PowerData Protection Noise ConsiderationsSTK12C68 Best PracticesTable 1. Hardware Mode Selection PowerSTK12C68 DC Electrical CharacteristicsMaximum Ratings Operating RangeThermal Resistance STK12C68Data Retention and Endurance CapacitanceSTK12C68 AC Switching CharacteristicsSwitching Waveforms SRAM Read CycleSRAM Write Cycle Switching WaveformsSTK12C68 STK12C68 AutoStore or Power Up RECALLSwitching Waveform Low Voltage Trigger VSWITCH to17. The software sequence is clocked on the falling edge of CE without involving OE double clocking aborts the sequence Software Controlled STORE/RECALL CycleSwitching Waveform STK12C68+ Feedback Hardware STORE CycleSwitching Waveform STK12C68STK12C68 Part Numbering nomenclature STK12C68 - S F 45 I TROrdering Information Package DiagramOrdering Information continued Package DiagramSTK12C68 Figure 15. 28-Pin 300 Mil PDIP Package DiagramsSTK12C68 Figure 14. 28-Pin 330 Mil SOIC+ Feedback Package Diagrams continuedSTK12C68 Figure 16. 28-Pin 600 Mil PDIPPage 18 of Package Diagrams continuedSTK12C68 Figure 17. 28-Pin 300 Mil Side Braze DILSTK12C68 Package Diagrams continued1. ALL DIMENSION ARE IN INCHES AND MILLIMETERS MIN/MAX 2. JEDEC 95 OUTLINE# MO-041 3. PACKAGE WEIGHT TBDWorldwide Sales and Design Support Sales, Solutions, and Legal InformationPSoC Solutions Document History Page

Ordering Information (continued)

Package Diagram