RX − 8801 SA / JE
8.2.4. Extension register
Address | Function | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | |
|
|
|
|
|
|
|
|
|
| |
D | Extension Register | TEST | WADA | USEL | TE | FSEL1 | FSEL0 | TSEL1 | TSEL0 | |
(Default) | (0) | (−) | (−) | (−) | (0) | (0) | (−) | (−) | ||
|
∗1) The default value is the value that is read (or is set internally) after powering up from 0 V. ∗2) "o" indicates
∗3) "−" indicates a default value is undefined.
•This register is used to specify the target for the alarm function or time update interrupt function and to select or set operations such as
∗If a "1" is inadvertently written to this TEST bit, there is a safety function where by this bit will be automatically cleared to zero when a STOP condition or Repeated START condition is received or when the
TEST | Data |
| Description |
Write/Read | 0 | Normal operation mode | ∗ Default |
|
|
| |
|
|
|
This bit is used to specify either WEEK or DAY as the target of the alarm interrupt function. Writing a "1" to this bit specifies DAY as the comparison object for the alarm interrupt function. Writing a "0" to this bit specifies WEEK as the comparison object for the alarm interrupt function.
3) USEL ( Update Interrupt Select ) bitThis bit is used to specify either "second update" or "minute update" as the update generation timing of the time update interrupt function.
USEL | Data | update interrupts | Auto reset time | ||
tRTN | |||||
|
|
|
| ||
Write/Read | 0 | second update | ∗ Default | 500 ms | |
|
|
|
| ||
1 | minute update |
| 7.813 ms | ||
|
| ||||
|
|
|
|
|
This bit controls the start/stop setting for the
Writing a "1" to this bit specifies starting of the
Writing a "0" to this bit specifies stopping of the
FSEL0,1 | FSEL1 | FSEL0 | FOUT frequency |
|
(bit 3) | (bit 2) |
| ||
|
|
| ||
| 0 | 0 | 32768 Hz Output | ∗ Default |
|
|
|
|
|
Write/Read | 0 | 1 | 1024 Hz Output |
|
|
|
|
| |
1 | 0 | 1 Hz Output |
| |
|
| |||
|
|
|
|
|
| 1 | 1 | 32768 Hz Output |
|
|
|
|
|
|
The combination of these two bits is used to set the countdown period (source clock) for the
TSEL0,1 | TSEL1 | TSEL0 | Source clock | |||
(bit 1) | (bit 0) | |||||
|
|
|
| |||
| 0 | 0 | 4096 | Hz | /Once per 244.14 μs | |
|
|
|
|
|
| |
Write/Read | 0 | 1 | 64 | Hz | / Once per 15.625 ms | |
|
|
|
|
| ||
1 | 0 | "Second" update | /Once per second | |||
| ||||||
|
|
|
|
| ||
| 1 | 1 | "Minute" update | /Once per minute | ||
|
|
|
|
|
|
Page - 11 |