Block Guide — S12EETX4KV0 V00.04
18
3.3.3 RESERVED2
This register is reserved for factory testing and is not accessible.
Figure 3-4 RESERVED2
All bits read zero and are not writable.
3.3.4 ECNFG — EEPROM Configuration Register
The ECNFG register enables the EEPROM interrupts.
Figure 3-5 EEPROM Configuration Register (ECNFG)
CBEIE and CCIE bits are readable and writable while all remaining bits read zero and are not writable.
CBEIE — Command Buffer Empty Interrupt Enable.
The CBEIE bit enables an interrupt in case of an empty command buffer in the EEPROM module.
1 = An interrupt will be requested whenever the CBEIF flag (see 3.3.6 ESTAT — EEPROM
Status Register) is set.
0 = Command Buffer Empty interrupt disabled.
CCIE — Command Complete Interrupt Enable.
TheCCIE bit enables an interrupt in case all commands have been completed in the EEPROM module.
1= An interrupt will be requested whenever the CCIF flag (see 3.3.6 ESTAT — EEPROM Status
Register) is set.
0 = Command Complete interrupt disabled.
Address Offset: $_02
76543210
R00000000
W
Reset: 00000000
= Unimplemented or Reserved
Address Offset: $_03
76543210
RCBEIE CCIE 000000
W
Reset: 00000000
= Unimplemented or Reserved
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...