5.6 Timing

5.6.3.2 Ultra DMA data burst timing requirements

Table 5.18 Ultra DMA data burst timing requirements (1 of 2)

NAME

MODE 0

MODE 1

MODE 2

MODE 3

MODE 4

COMMENT

 

(in ns)

(in ns)

(in ns)

(in ns)

(in ns)

 

 

 

 

 

 

 

 

 

 

 

 

 

 

MIN

MAX

MIN

MAX

MIN

MAX

MIN

MAX

MIN

MAX

(see Notes 1 and 2)

 

 

 

 

 

 

 

 

 

 

 

 

t2CYCTYP

240

 

160

 

120

 

90

 

60

 

Typical sustained average two cycle

 

 

 

 

 

 

 

 

 

 

 

time

 

 

 

 

 

 

 

 

 

 

 

 

tCYC

112

 

73

 

54

 

39

 

25

 

Cycle time allowing for asymmetry

 

 

 

 

 

 

 

 

 

 

 

and clock variations (from

 

 

 

 

 

 

 

 

 

 

 

STROBE edge to STROBE edge)

 

 

 

 

 

 

 

 

 

 

 

 

t2CYC

230

 

154

 

115

 

86

 

57

 

Two cycle time allowing for clock

 

 

 

 

 

 

 

 

 

 

 

variations (from rising edge to next

 

 

 

 

 

 

 

 

 

 

 

rising edge or from falling edge to

 

 

 

 

 

 

 

 

 

 

 

next falling edge of STROBE)

 

 

 

 

 

 

 

 

 

 

 

 

tDS

15

 

10

 

7

 

7

 

5

 

Data setup time (at recipient)

 

 

 

 

 

 

 

 

 

 

 

(see Note 4)

 

 

 

 

 

 

 

 

 

 

 

 

tDH

5

 

5

 

5

 

5

 

5

 

Data hold time (at recipient)

 

 

 

 

 

 

 

 

 

 

 

(see Note 4)

 

 

 

 

 

 

 

 

 

 

 

 

tDVS

70

 

48

 

30

 

20

 

6

 

Data valid setup time at sender (from

 

 

 

 

 

 

 

 

 

 

 

data valid until STROBE edge)

 

 

 

 

 

 

 

 

 

 

 

(see Note 5)

 

 

 

 

 

 

 

 

 

 

 

 

tDVH

6

 

6

 

6

 

6

 

6

 

Data valid hold time at sender (from

 

 

 

 

 

 

 

 

 

 

 

STROBE edge until data may

 

 

 

 

 

 

 

 

 

 

 

become invalid) (see Note 5)

 

 

 

 

 

 

 

 

 

 

 

 

tFS

0

230

0

200

0

170

0

130

0

120

First STROBE time (for device to

 

 

 

 

 

 

 

 

 

 

 

first negate DSTROBE from STOP

 

 

 

 

 

 

 

 

 

 

 

during a data in burst)

 

 

 

 

 

 

 

 

 

 

 

 

tLI

0

150

0

150

0

150

0

100

0

100

Limited interlock time (see Note 3)

 

 

 

 

 

 

 

 

 

 

 

 

tMLI

20

 

20

 

20

 

20

 

20

 

Interlock time with minimum

 

 

 

 

 

 

 

 

 

 

 

(see Note 3)

 

 

 

 

 

 

 

 

 

 

 

 

tUI

0

 

0

 

0

 

0

 

0

 

Unlimited interlock time (see Note 3)

 

 

 

 

 

 

 

 

 

 

 

 

tAZ

 

10

 

10

 

10

 

10

 

10

Maximum time allowed for output

 

 

 

 

 

 

 

 

 

 

 

drivers to release (from asserted or

 

 

 

 

 

 

 

 

 

 

 

negated)

 

 

 

 

 

 

 

 

 

 

 

 

tZAH

20

 

20

 

20

 

20

 

20

 

Minimum delay time required

 

 

 

 

 

 

 

 

 

 

 

for output

 

 

 

 

 

 

 

 

 

 

 

 

tZAD

0

 

0

 

0

 

0

 

0

 

Drivers to assert or negate (from

 

 

 

 

 

 

 

 

 

 

 

released)

 

 

 

 

 

 

 

 

 

 

 

 

tENV

20

70

20

70

20

70

20

55

20

55

Envelope time (from DMACK- to

 

 

 

 

 

 

 

 

 

 

 

STOP and HDMARDY- during

 

 

 

 

 

 

 

 

 

 

 

data in burst initiation and from

 

 

 

 

 

 

 

 

 

 

 

DMACK to STOP during data out

 

 

 

 

 

 

 

 

 

 

 

burst initiation)

 

 

 

 

 

 

 

 

 

 

 

 

tSR

 

50

 

30

 

20

 

NA

 

NA

STROBE-to-DMARDY-time (if

 

 

 

 

 

 

 

 

 

 

 

DMARDY- is negated before this long

 

 

 

 

 

 

 

 

 

 

 

after STROBE edge, the recipient shall

 

 

 

 

 

 

 

 

 

 

 

receive no more than one additional

 

 

 

 

 

 

 

 

 

 

 

data word)

 

 

 

 

 

 

 

 

 

 

 

 

tRFS

 

75

 

70

 

60

 

60

 

60

Ready-to-Final-STROBE time

 

 

 

 

 

 

 

 

 

 

 

(After negating DMARDY-,

 

 

 

 

 

 

 

 

 

 

 

STROBE edges should not be sent

 

 

 

 

 

 

 

 

 

 

 

beyond this period)

 

 

 

 

 

 

 

 

 

 

 

 

tRP

160

 

125

 

100

 

100

 

100

 

Ready-to-pause time (that recipient

 

 

 

 

 

 

 

 

 

 

 

shall wait to pause after negating

 

 

 

 

 

 

 

 

 

 

 

DMARDY-)

 

 

 

 

 

 

 

 

 

 

 

 

tIORDYZ

 

20

 

20

 

20

 

20

 

20

Maximum time before releasing IORDY

 

 

 

 

 

 

 

 

 

 

 

 

C141-E104-02EN

5-111

Page 188
Image 188
Fujitsu MHM200AT, MHM2100AT, MHM215OAT, MHL2300AT manual C141-E104-02EN 111

MHM215OAT, MHM200AT, MHL2300AT, MHM2100AT specifications

Fujitsu, a leader in storage technology, has developed a range of hard disk drives designed for reliability and performance, catering to both enterprise and consumer needs. The Fujitsu MHM2100AT, MHL2300AT, MHM200AT, and MHM215OAT models are part of this impressive lineup, showcasing various features and technologies that set them apart.

The MHM2100AT model is known for its 2.5-inch form factor, offering a storage capacity of 100GB. It operates at a speed of 5400 RPM, which balances performance and power efficiency. The drive utilizes ATA-6 interface (Parallel ATA) ensuring compatibility with a wide range of systems. One of its primary features is the advanced cache memory architecture, which allows for quicker access to frequently used data. This enhances overall system performance while preserving energy consumption.

The MHL2300AT provides a step up, with its 300GB of capacity. It also maintains a 5400 RPM speed and is designed for optimal heat dissipation and durability. This model is particularly suited for mobile computing applications due to its lightweight design and low power requirements. The MHL2300AT also integrates a sophisticated error correction code (ECC) technology, enhancing data integrity during storage and retrieval processes.

Moving on to the MHM200AT, this unit provides substantial storage of 200GB, maintaining a similar 5400 RPM speed. What sets the MHM200AT apart is its focus on data security with Built-in Security Features such as disk encryption capabilities. This model is suitable for professionals dealing with sensitive information, ensuring both performance and protection against data breaches.

Lastly, the MHM215OAT, another key model, balances user-friendly design with performance metrics. It offers a generous 150GB capacity and features an enhanced seek time for quick file access. With its emphasis on reliability, the MHM215OAT is often utilized in environments where uptime is critical, such as in commercial servers or high-performance workstations.

In conclusion, Fujitsu's MHM2100AT, MHL2300AT, MHM200AT, and MHM215OAT each possess unique features and technologies that cater to diverse user needs. Their combination of efficient power consumption, enhanced data integrity, and reliability make them compelling choices for businesses and individuals alike. Whether for mobile devices, personal computing, or enterprise applications, these models continue to exemplify Fujitsu's commitment to quality and performance in storage solutions.