Manuals / Fujitsu / Computer Equipment / Computer Drive

Fujitsu MHM2100AT, MHM200AT, MHM215OAT, MHL2300AT manual Ultra DMA CRC rules

Models: MHM215OAT MHM200AT MHL2300AT MHM2100AT

1 231
Download 231 pages 21.95 Kb
Page 181
Image 181

Interface

13)The host shall neither negate STOP nor HSTROBE until at least tACK after negating DMACK-.

14)The host shall not assert DIOW-, CS0-, CS1-, DA2, DA1, or DA0 until at least tACK after negating DMACK.

5.5.5Ultra DMA CRC rules

The following is a list of rules for calculating CRC, determining if a CRC error has occurred during an Ultra DMA burst, and reporting any error that occurs at the end of a command.

a)Both the host and the device shall have a 16-bit CRC calculation function.

b)Both the host and the device shall calculate a CRC value for each Ultra DMA burst.

c)The CRC function in the host and the device shall be initialized with a seed of 4ABAh at the beginning of an Ultra DMA burst before any data is transferred.

d)For each STROBE transition used for data transfer, both the host and the device shall calculate a new CRC value by applying the CRC polynomial to the current value of their individual CRC functions and the word being transferred. CRC is not calculated for the return of STROBE to the asserted state after the Ultra DMA burst termination request has been acknowledged.

e)At the end of any Ultra DMA burst the host shall send the results of its CRC calculation function to the device on DD (15:0) with the negation of DMACK-.

f)The device shall then compare the CRC data from the host with the calculated value in its own CRC calculation function. If the two values do not match, the device shall save the error and report it at the end of the command. A subsequent Ultra DMA burst for the same command that does not have a CRC error shall not clear an error saved from a previous Ultra DMa burst in the same command. If a miscompare error occurs during one or more Ultra DMA bursts for any one command, at the end of the command, the device shall report the first error that occurred.

g)For READ DMA or WRITE DMA commands: When a CRC error is detected, it shall be reported by setting both ICRC and ABRT (bit 7 and bit 2 in the Error register) to one. ICRC is defined as the "Interface CRC Error" bit. The host shall respond to this error by re-issuing the command.

h)A host may send extra data words on the last Ultra DMA burst of a data out command. If a device determines that all data has been transferred for a command, the device shall terminate the burst. A device may have already received more data words than were required for the command. These extra words are used by both the host and the device to calculate the CRC, but, on an Ultra DMA data out burst, the extra words shall be discarded by the device.

i)The CRC generator polynomial is : G (X) = X16 + X12 + X5 + 1.

5-104

C141-E104-02EN

Page 180 Page 182
Page 181
Image 181
Fujitsu MHM2100AT, MHM200AT, MHM215OAT, MHL2300AT manual Ultra DMA CRC rules
Page 180 Page 182

MHM215OAT, MHM200AT, MHL2300AT, MHM2100AT specifications

Fujitsu, a leader in storage technology, has developed a range of hard disk drives designed for reliability and performance, catering to both enterprise and consumer needs. The Fujitsu MHM2100AT, MHL2300AT, MHM200AT, and MHM215OAT models are part of this impressive lineup, showcasing various features and technologies that set them apart.

The MHM2100AT model is known for its 2.5-inch form factor, offering a storage capacity of 100GB. It operates at a speed of 5400 RPM, which balances performance and power efficiency. The drive utilizes ATA-6 interface (Parallel ATA) ensuring compatibility with a wide range of systems. One of its primary features is the advanced cache memory architecture, which allows for quicker access to frequently used data. This enhances overall system performance while preserving energy consumption.

The MHL2300AT provides a step up, with its 300GB of capacity. It also maintains a 5400 RPM speed and is designed for optimal heat dissipation and durability. This model is particularly suited for mobile computing applications due to its lightweight design and low power requirements. The MHL2300AT also integrates a sophisticated error correction code (ECC) technology, enhancing data integrity during storage and retrieval processes.

Moving on to the MHM200AT, this unit provides substantial storage of 200GB, maintaining a similar 5400 RPM speed. What sets the MHM200AT apart is its focus on data security with Built-in Security Features such as disk encryption capabilities. This model is suitable for professionals dealing with sensitive information, ensuring both performance and protection against data breaches.

Lastly, the MHM215OAT, another key model, balances user-friendly design with performance metrics. It offers a generous 150GB capacity and features an enhanced seek time for quick file access. With its emphasis on reliability, the MHM215OAT is often utilized in environments where uptime is critical, such as in commercial servers or high-performance workstations.

In conclusion, Fujitsu's MHM2100AT, MHL2300AT, MHM200AT, and MHM215OAT each possess unique features and technologies that cater to diverse user needs. Their combination of efficient power consumption, enhanced data integrity, and reliability make them compelling choices for businesses and individuals alike. Whether for mobile devices, personal computing, or enterprise applications, these models continue to exemplify Fujitsu's commitment to quality and performance in storage solutions.