Si5351A/B/C

Write Operation – Single Byte

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

S

Slv Addr [6:0]

0

A

Reg Addr [7:0]

A

 

Data [7:0]

A

P

 

 

 

Write Operation - Burst (Auto Address Increment)

 

 

 

 

 

 

 

 

 

 

 

 

 

 

S

Slv Addr [6:0]

0

A

Reg Addr [7:0]

A

 

Data [7:0]

A

Data [7:0]

A

P

 

 

 

 

 

 

 

 

 

Reg Addr +1

 

Fromslave to master

1 – Read

 

 

 

 

 

 

 

 

 

 

 

 

 

 

0 – Write

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Frommaster to slave

A – Acknowledge (SDA LOW)

 

 

 

 

N – Not Acknowledge (SDA HIGH)

 

 

 

 

 

 

 

 

S – START condition

 

 

 

 

 

 

 

 

 

P – STOP condition

 

 

 

 

 

Figure 9. I2C Write Operation

A read operation is performed in two stages. A data write is used to set the register address, then a data read is performed to retrieve the data from the set address. A read burst operation is also supported. This is shown in Figure 10.

Read Operation – Single Byte

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

S

Slv Addr [6:0]

0

A

Reg Addr [7:0]

A

P

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

S

Slv Addr [6:0]

 

1

A

Data [7:0]

 

N

P

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Read Operation - Burst (Auto Address Increment)

 

 

 

 

 

 

 

 

 

 

 

 

 

S

Slv Addr [6:0]

 

0

A

Reg Addr [7:0]

A

P

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

S

Slv Addr [6:0]

 

1

A

Data [7:0]

 

A

Data [7:0]

N

P

 

 

 

 

 

 

 

 

 

 

Reg Addr +1

 

 

 

Fromslave to master

 

1 – Read

 

 

 

 

 

 

0 – Write

 

 

 

 

 

 

 

 

 

Frommaster to slave

 

A – Acknowledge (SDA LOW)

 

 

 

 

 

 

 

N – Not Acknowledge (SDA HIGH)

 

 

 

 

 

 

 

 

 

 

 

 

 

 

S – START condition

 

 

 

 

 

 

 

P – STOP condition

Figure 10. I2C Read Operation

AC and DC electrical specifications for the SCL and SDA pins are shown in Table 7. The timing specifications and timing diagram for the I2C bus is compatible with the I2C-Bus Standard. SDA timeout is supported for compatibility with SMBus interfaces.

Preliminary Rev. 0.95

15

Page 15
Image 15
Silicon Laboratories SI5351A/B/C specifications I2C Write Operation

SI5351A/B/C specifications

Silicon Laboratories SI5351A/B/C is a versatile, low-power clock generator and frequency synthesizer that has gained widespread popularity in various applications, including telecommunications, consumer electronics, and industrial control systems. These devices are primarily designed to provide precise clock frequency generation with low phase noise and jitter, making them ideal for high-performance applications.

One of the standout features of the SI5351 is its ability to generate multiple output frequencies simultaneously. Capable of producing up to three independent programmable outputs, the SI5351A/B/C can generate frequencies ranging from 8 kHz to 160 MHz. With its integrated phase-locked loop (PLL) technology, it achieves excellent frequency stability and accuracy, simplifying the design of frequency-dependent systems.

The device operates under a supply voltage range of 1.8V to 3.6V, allowing it to be used in battery-powered applications without excessive power consumption. The SI5351’s low current draw, typically as low as 25 mA, is especially beneficial in portable devices, extending battery life and enhancing overall efficiency. Furthermore, it features a programmable output driver, which can be set to various drive strengths, ensuring compatibility with a wide array of load requirements.

Configuration and control of the SI5351 are user-friendly, implemented via an I2C interface. This allows for straightforward integration into microcontroller-based designs. Moreover, the device includes an on-chip memory that stores settings, which streamlines the reconfiguration process when power cycling, minimizing setup time for developers.

Another significant advantage of the SI5351A/B/C is its output jitter performance, which is typically below 1 ps, resulting in clean output signals essential for high-speed data communications and precise timing applications. The SI5351’s integration of multiple synthesizer stages contributes to its impressive phase noise characteristics, making it suitable for demanding RF applications.

Additionally, the SI5351 devices offer programmable frequency stepping, allowing users to define custom frequency increments, which is particularly useful in applications requiring precise tuning or modulation. This flexibility, combined with its compact size and simple interface, makes the SI5351A/B/C an ideal choice for engineers seeking a reliable, cost-effective solution for generating clock signals in a myriad of electronic systems.

In summary, Silicon Laboratories SI5351A/B/C provides a robust, low-power solution for high-precision clock generation, characterized by its programmable outputs, low jitter, easy configurability, and broad frequency range, making it an excellent choice for both commercial and industrial applications across various sectors.