Si5351A/B/C

Register 168. CLK3 Initial Phase Offset

Bit

 

D7

 

 

D6

D5

 

D4

 

D3

 

D2

D1

D0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Name

 

 

 

 

 

 

 

 

CLK3_PHOFF[6:0]

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Type

 

R/W

R/W

R/W

R/W

 

R/W

R/W

R/W

R/W

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Reset value = 0000 0000

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Bit

 

 

Name

 

 

 

 

 

 

Function

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

7

 

 

Reserved

 

Only write 0 to this bit.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

6:0

 

CLK3_PHOFF[6:0]

Clock 3 Initial Phase Offset.

 

 

 

 

 

 

 

 

 

 

 

 

CLK3_PHOFF[6:0] is an unsigned integer with one LSB equivalent to a time delay of

 

 

 

 

 

 

Tvco/4, where Tvco is the period of the VCO/PLL associated with this output.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Register 169. CLK4 Initial Phase Offset

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Bit

 

D7

 

 

D6

D5

 

D4

 

D3

 

D2

D1

D0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Name

 

 

 

 

 

 

 

 

CLK4_PHOFF[6:0]

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Type

 

R/W

R/W

R/W

R/W

 

R/W

R/W

R/W

R/W

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Reset value = 0000 0000

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Bit

 

 

Name

 

 

 

 

 

 

Function

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

7

 

 

Reserved

 

Only write 0 to this bit.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

6:0

 

CLK4_PHOFF[6:0]

Clock 4 Initial Phase Offset.

 

 

 

 

 

 

 

 

 

 

 

 

CLK4_PHOFF[6:0] is an unsigned integer with one LSB equivalent to a time delay of

 

 

 

 

 

 

Tvco/4, where Tvco is the period of the VCO/PLL associated with this output.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Register 170. CLK5 Initial Phase Offset

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Bit

 

D7

 

 

D6

D5

 

D4

 

D3

 

D2

D1

D0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Name

 

 

 

 

 

 

 

 

CLK5_PHOFF[6:0]

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Type

 

R/W

R/W

R/W

R/W

 

R/W

R/W

R/W

R/W

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Reset value = 0000 0000

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Bit

 

 

Name

 

 

 

 

 

 

Function

 

 

 

7

 

 

Reserved

 

Only write 0 to this bit.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

6:0

 

CLK5_PHOFF[6:0]

Clock 5 Initial Phase Offset.

 

 

 

 

 

 

 

 

 

 

 

 

CLK5_PHOFF[6:0] is an unsigned integer with one LSB equivalent to a time delay of

 

 

 

 

 

 

Tvco/4, where Tvco is the period of the VCO/PLL associated with this output.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

60

Preliminary Rev. 0.95

Page 60
Image 60
Silicon Laboratories SI5351A/B/C specifications Register 168. CLK3 Initial Phase Offset, Clock 3 Initial Phase Offset

SI5351A/B/C specifications

Silicon Laboratories SI5351A/B/C is a versatile, low-power clock generator and frequency synthesizer that has gained widespread popularity in various applications, including telecommunications, consumer electronics, and industrial control systems. These devices are primarily designed to provide precise clock frequency generation with low phase noise and jitter, making them ideal for high-performance applications.

One of the standout features of the SI5351 is its ability to generate multiple output frequencies simultaneously. Capable of producing up to three independent programmable outputs, the SI5351A/B/C can generate frequencies ranging from 8 kHz to 160 MHz. With its integrated phase-locked loop (PLL) technology, it achieves excellent frequency stability and accuracy, simplifying the design of frequency-dependent systems.

The device operates under a supply voltage range of 1.8V to 3.6V, allowing it to be used in battery-powered applications without excessive power consumption. The SI5351’s low current draw, typically as low as 25 mA, is especially beneficial in portable devices, extending battery life and enhancing overall efficiency. Furthermore, it features a programmable output driver, which can be set to various drive strengths, ensuring compatibility with a wide array of load requirements.

Configuration and control of the SI5351 are user-friendly, implemented via an I2C interface. This allows for straightforward integration into microcontroller-based designs. Moreover, the device includes an on-chip memory that stores settings, which streamlines the reconfiguration process when power cycling, minimizing setup time for developers.

Another significant advantage of the SI5351A/B/C is its output jitter performance, which is typically below 1 ps, resulting in clean output signals essential for high-speed data communications and precise timing applications. The SI5351’s integration of multiple synthesizer stages contributes to its impressive phase noise characteristics, making it suitable for demanding RF applications.

Additionally, the SI5351 devices offer programmable frequency stepping, allowing users to define custom frequency increments, which is particularly useful in applications requiring precise tuning or modulation. This flexibility, combined with its compact size and simple interface, makes the SI5351A/B/C an ideal choice for engineers seeking a reliable, cost-effective solution for generating clock signals in a myriad of electronic systems.

In summary, Silicon Laboratories SI5351A/B/C provides a robust, low-power solution for high-precision clock generation, characterized by its programmable outputs, low jitter, easy configurability, and broad frequency range, making it an excellent choice for both commercial and industrial applications across various sectors.