Pin No. | Pin Name | I/O | Function |
41 | TE | I | Tracking error signal input |
|
|
|
|
42 | CE | I | Center servo analog input |
|
|
|
|
43 | RFDC | I | RF signal input |
|
|
|
|
44 | ADIO | O | Test pin (Not used) |
|
|
|
|
45 | AVSS0 | — | Analog ground |
|
|
|
|
46 | IGEN | I | Stabilized current input for operational amplifiers |
|
|
|
|
47 | AVDD0 | — | Analog power supply |
|
|
|
|
48 | ASYO | O | EFM full swing output |
|
|
|
|
49 | ASYI | I | EFM asymmetry comparate voltage input |
|
|
|
|
50 | BIAS | I | Asymmetry circuit constant current input |
|
|
|
|
51 | RFAC | I | EFM signal input |
|
|
|
|
52 | AVSS3 | — | Analog ground |
|
|
|
|
53 | CLTV | I | Control voltage input for master VCO1 |
|
|
|
|
54 | FILO | O | Filter output for master PLL |
|
|
|
|
55 | FILI | I | Filter input for master PLL |
|
|
|
|
56 | PCO | O | |
|
|
|
|
57 | AVDD3 | — | Analog power supply |
|
|
|
|
58 | VSS | — | Digital ground |
|
|
|
|
59 | VDD | — | Digital power supply |
|
|
|
|
60 | DOUT | O | |
|
|
|
|
61 | LRCK | O | D/A interface LR clock output (ƒ = Fs) (Not used) |
|
|
|
|
62 | PCMD | O | D/A interface serial data output (Not used) |
|
|
|
|
63 | BCK | O | D/A interface bit clock output (Not used) |
|
|
|
|
64 | EMPH | O | Playback disc output in emphasis mode (Not used) |
|
|
|
|
65 | XVDD | — | Power supply for master clock |
|
|
|
|
66 | XTAI | I | X'tal oscillator circuit input (16.9344MHz) |
|
|
|
|
67 | XTAO | O | X'tal oscillator circuit output (16.9344MHz) |
|
|
|
|
68 | XVSS | — | Ground for master clock |
|
|
|
|
69 | AVDD1 | — | Analog power supply |
|
|
|
|
70 | AOUT1 | O | |
|
|
|
|
71 | AIN1 | I | |
|
|
|
|
72 | LOUT1 | O | |
|
|
|
|
73 | AVSS1 | — | Analog ground |
|
|
|
|
74 | AVSS2 | — | Analog ground |
|
|
|
|
75 | LOUT2 | O | |
|
|
|
|
76 | AIN2 | I | |
|
|
|
|
77 | AOUT2 | O | |
|
|
|
|
78 | AVDD2 | — | Analog power supply |
|
|
|
|
79 | RMUT | O | |
|
|
|
|
80 | LMUT | O |
• Abbreviation
EFM : Eight to Fourteen Modulation
PLL : Phase Locked Loop
70