78
VAIO Computer Reference Manual
CHIPSET FEATURES SETUP Screen
SDRAM Configuration | [By SPD] |
| Disabled |
| 7ns (143MHz) |
| 8ns (125MHz) |
SDRAM CAS Latency* | [2T] |
| 3T |
SDRAM RAS to CAS Delay* | [2T] |
| 3T |
SDRAM RAS Precharge Time* | [2T] |
| 3T |
SDRAM Idle Timer* | [8T] |
| 10T |
| 12T |
| 16T |
| 32T |
| Infinite |
| 0T |
| 2T |
| 4T |
SDRAM MA Wait State | [Normal] |
| Slow |
| Fast |
Graphics Aperture Size | [64MB] |
| 128MB |
| 256MB |
| 4MB |
| 8MB |
| 16MB |
| 32MB |
Video Memory Cache Mode | [UC] |
| USWC |
PCI 2.1 Support | [Enabled] |
| Disabled |
DRAM are 64 (Not 72) bits wide |
|
Data Integrity Mode† | |
Onboard FDC Controller | [Enabled] |
| Disabled |
* These settings depend on the setting in SDRAM Configuration, and become enabled only when SDRAM Configuration is Disabled.
† Read only.
