Intel S5000XAL Appendix a Integration and Usage Tips, 84Revision Intel order number D31979-007

Page 83

Appendix A: Integration and Usage Tips

Intel® Server Board S5000PAL TPS

Appendix A: Integration and Usage Tips

ƒWhen adding or removing components or peripherals from the server board, AC power must be removed. With AC power plugged into the server board, 5-volt standby is still present even though the server board is powered off.

ƒWhen two processors are installed, both must be of identical revision, core voltage, and bus/core speed. Mixed processor steppings is supported. However, the stepping of one processor can not greater then one stepping back of the other.

ƒProcessors must be installed in order. CPU 1 is located near the edge of the server board and must be populated to operate the board.

ƒOn the back edge of the server board are four diagnostic LEDs which display a sequence of red, green, or amber POST codes during the boot process. If the server board hangs during POST, the LEDs will display the last POST event run before the hang.

ƒOnly Fully Buffered DIMMs (FBD) are supported on this server board. For a list of supported memory for this server board, see the Intel® Server Board S5000PAL / S5000XAL Tested Memory List.

ƒFor a list of Intel supported operating systems, add-in cards, and peripherals for this server board, see the Intel® Server Board S5000PAL / S5000XAL Tested Hardware and OS List.

ƒOnly Dual-Core Intel® Xeon® processors 5000 sequence, with system bus speeds of 667/1066/1333 MHz are supported on this server board. Previous generation Intel® Xeon® processors are not supported.

ƒFor best performance, the number of DIMMs installed should be balanced across both memory branches. For example: a four DIMM configuration will perform better than a two DIMM configuration and should be installed in DIMM Slots A1, B1, C1, and D1. An eight DIMM configuration will perform better then a six DIMM configuration.

ƒThere are no population rules for installing a single low profile add-in card in the 2U LP riser card; a single add in card can be installed in either PCI Express* slot. While each slot can accommodate a x8 card, each slot will only support x4 bus speeds.

ƒFor the 2U PCI-X* (passive) riser card, add-in cards should be installed starting with the top slot first, followed by the middle, and then the bottom. Any add-in card populated in the bottom PCI slot will cause the bus to operate at 66MHz.

ƒEach PCI slot on the 2U PCI-X* (active) riser card operates on an independent PCI bus. Therefore, using an add-in card that operates below 133MHz will not affect the bus speed of the other PCI slots.

ƒThe IDE connector on this server board is NOT a standard 40-pin IDE connector. Instead, this connector has an additional 4 power pins over and above the standard 40 I/O pins. The design intent of this connector is to provide support for a slim-line optical drive only.

ƒRemoving AC Power before performing the CMOS clear operation will cause the system to automatically power up and immediately power down after the procedure is followed and AC power is re-applied. Should this occur, remove the AC power cord again, wait 30 seconds, and re-install the AC power cord. Power up system and proceed to the <F2> BIOS setup utility to reset desired settings.

ƒNormal BMC functionality is disabled with the force BMC update jumper set to the “enabled” position (pins 2-3). The server should never be run with the BMC force update jumper set in this position and should only be used when the standard firmware update process fails. This jumper should remain in the default (disabled) position (pins 1-2) when the server is running normally.

ƒWhen performing a BIOS update procedure, the BIOS select jumper must be set to its default position (pins 2-3).

ƒWhen AC power is applied to the server, a 25-30 second delay is necessary to initialize the BMC. During this initialization period, the Power Button functionality is disabled.

84Revision 1.4

Intel order number: D31979-007

Page 82 Page 84
Image 83
Page 82 Page 84
Contents Intel order number D31979-007 RevisionDate Revision Modifications Number IiiIntel Server Board S5000PAL / S5000XAL TPSRevision History Disclaimers Intel Server Board S5000PAL / S5000XAL TPS DisclaimersTable of Contents Power and Environmental Specifications Jumper Block SettingsLight Guided Diagnostics 111 101105 108Viii Revision Intel order number D31979-007 List of Figures Intel Server Board S5000PAL / S5000XAL TPSIntel Server Board S5000PAL / S5000XAL TPS List of Tables List of TablesList of Tables Intel Server Board S5000PAL / S5000XAL TPS Page 12Revision Intel order number D31979-007 Chapter OutlineServer Board Use Disclaimer Introduction Intel Server Board S5000PAL / S5000XAL TPSIntel Server Board S5000PAL / S5000XAL TPS Product Overview Intel Server Board S5000PAL / S5000XAL Feature SetFeature Description 14Revision Intel order number D31979-007 Server Board LayoutProduct Overview Intel Server Board S5000PAL / S5000XAL TPS Connector and Component Locations Sata LDM Light Guided Diagnostic LED LocationsExternal I/O Connector Locations Server Board Mechanical Drawings 40.39 PCI BKT Drop Down TP02294 10.16 16.51 113.13 199.21 285.75 182.83 274.32 298.51 Functional Architecture Processor Support Intel 5000P and 5000X Memory Controller Hubs MCHSystem Bus Interface 26Revision Intel order number D31979-007 Processor Population RulesCommon Enabling Kit CEK Design Support Processor Support MatrixCEK Processor Mounting Memory Sub-systemSupported Memory Memory Rasum FeaturesiMinimum Non-Mirrored Mode Configuration Dimm Population Rules and Supported Dimm ConfigurationsBranch Channel B Channel a Recommended Four Dimm Configuration Non-mirrored mode memory upgrades32Revision Intel order number D31979-007 Single Branch Mode Sparing Dimm ConfigurationSnoop Filter 5000X MCH only ESB-2 IO Controller1.3 PE1 One x4 PCI Express* Bus Segment PCI Sub-system1.1 PCI32 32-bit, 33-MHz PCI Bus Segment PXA 64-bit, 133MHz PCI-X* Bus SegmentPCI Riser Slots 1.5 PE4, PE5 Two x4 PCI Express* Bus Segments1.6 PE6, PE7 Two x4 PCI Express* Bus Segments 36Revision Intel order number D31979-007 Serial ATA SupportIntel Embedded Server RAID Technology II Support Intel Embedded Server RAID Technology Option ROM Video SupportParallel ATA Pata Support USB 2.0 SupportVideo Modes Video ModesVideo Memory Interface Dual VideoNIC2 Status LED Network Interface Controller NICIntel I/O Acceleration Technology MAC Address DefinitionSerial a Header Pin-out Pin Signal Name Serial Port a Header Pin-outSuper I/O Serial PortsKeyboard and Mouse Support Pins What happens at system reset…RJ45 Signal Abbreviation Floppy Disk Controller42Revision Intel order number D31979-007 Wake-up ControlSystem Health Support Platform Management 44Revision Intel order number D31979-007 Board Connector InformationBoard Connector Matrix Power Supply Signal Connector Pin-out J1K1 Power ConnectorsPower Connector Pin-out J3K3 Power Connector Pin-out J3K4System Management Headers Intel Remote Management Module RMM ConnectorIntel RMM Connector Pin-out J1C5 Pin Signal NamePin Intel RMM NIC Module Connector Pin-out J1B2 Intel RMM NIC ConnectorIpmb Header Riser Card Slots3 LCP/AUX Ipmb Header Full-height Riser Slot Pin-out J4F1 Pin Side B PCI Spec SignalPin Side a PCI Spec Signal Pin-Side B PCI Spec Signal Pin-Side a PCI Spec Signal50Revision Intel order number D31979-007 Pin-Side B PCI Spec Signal Pin-Side a PAR64 52Revision Intel order number D31979-007Pin Bridgeboard Connector Pin-out J4G1 SSI Control Panel ConnectorBridge Board Connector Front Panel SSI Standard 24-pin Connector Pin-out J3H254Revision Intel order number D31979-007 VGA Connector Pin-out J6A1 I/O Connector Pin-out DefinitionVGA Connector NIC Connectors56Revision Intel order number D31979-007 IDE ConnectorIntel I/O Expansion Module Connector Pin IDE Connector Pin-out J3G1Sata Connector Pin-out J1H1, J1G2, J1G1, J1F2, J1E3 Sata ConnectorsKeyboard and Mouse Connector Serial Port ConnectorsInternal USB Connector Pin-out J1J1 USB 2.0 ConnectorsExternal USB Connector Pin-out J5A1, J6A2 60Revision Intel order number D31979-007 SSI Fan Connector Pin-out J9K1,J5K1,J3K1,J3K2,J7A2,J7A1Pin Signal Name Type Description Fan HeadersJumper Name Pins What happens at system reset… Recovery Jumper BlocksRecovery Jumpers J1D1, J1D2, J1D3 62Revision Intel order number D31979-007 Cmos Clear and Password Reset Usage ProcedureBMC Force Update Procedure Bios Select Jumper J3H1 Bios Select JumperExternal RJ45 Serial Port Jumper Block 5-Volt Standby LED Light Guided Diagnostics66Revision Intel order number D31979-007 System ID LED and System Status LEDColor State Criticality Description System Status LED BMC InitializationProcessor Fault LED Dimm Fault LEDsPost Code Diagnostic LEDs 70Revision Intel order number D31979-007 Server Board Design SpecificationsTDP Power Max Tcase Icc MAX 130 W 70º C 150 a Server Board Power RequirementsProcessor Power Support 72Revision Intel order number D31979-007 Turn On No Load OperationLoad Ratings No load operating rangeVoltage Regulation GroundingStandby Outputs Remote SenseClosed-Loop Stability Common Mode NoiseDynamic Loading Capacitive LoadingRipple and Noise Ripple / NoiseSoft Starting Timing RequirementsOut 10% V out MIN MAX Units 78Revision Intel order number D31979-007 Residual Voltage Immunity in Standby ModeReference Example Product Safety & Electromagnetic EMC ComplianceAustralia / New Zealand AS/NZS 3548 Emissions Europe CE Declaration of Conformity Electromagnetic Compatibility NoticesFCC Verification Statement USA ICES-003 CanadaEnglish translation of the notice above Bsmi TaiwanRRL Korea Product Ecology Compliance Compliance Compliance Reference Description Marking Example Other MarkingsJapan Recycling 84Revision Intel order number D31979-007 Appendix a Integration and Usage Tipsƒ Event Offset/Triggers ƒ Assertion / De-assertion Enablesƒ Sensor Type ƒ Event / Reading Type86Revision Intel order number D31979-007 ƒ Default Hysteresisƒ Criticality ƒ StandbyValue Bility Type NMI STB Revision Revision Intel order number D31979-007 Revision Acpi Bios EPS PCIe Link1 Revision Dimm A2 Dimm D2 ECC B01 Dimm 100 Revision Intel order number D31979-007LEDs Red Green Post Progress Code LED Example102Revision Intel order number D31979-007 Revision 103 Intel order number D31979-007 104Revision Intel order number D31979-007 Runtime Phase / EFI Operating System BootPre-EFI Initialization Module Peim / Recovery Revision Intel order number D31979-007 105 Post Error Messages and HandlingError Code Error Message Response ROM 106Revision Intel order number D31979-007Revision 107 Intel order number D31979-007 Post Error Beep CodesPost Error Beep Codes BMC Beep CodesAppendix E Supported Intel Server Chassis Page Slim-Line Optical Drive Bay Term Definition Intel Server Board S5000PAL / S5000XAL TPS GlossaryRevision 111 Intel order number D31979-007 112Revision Intel order number D31979-007 Glossary Intel Server Board S5000PAL / S5000XAL TPSRevision 113 Intel order number D31979-007 114Revision Intel order number D31979-007 Reference Documents
Top Page Image Contents