Microcode Patch Level | Processor Microcode Patch Level. |
| |
|
|
|
|
CPUID |
| Processor ID number. |
|
|
|
| |
CPU Stepping | Processor stepping information. |
| |
|
|
|
|
Processor L1 | Instruction Cache | Processor |
|
|
| during POST. |
|
|
| An Instruction: to speed up executable instruction fetch. |
|
|
|
|
|
Processor L1 | Data Cache | Processor |
|
|
| during POST. |
|
|
| A Data Cache: to speed up data fetch and store. |
|
|
|
|
|
Processor L2 | Cache | Processor |
|
|
| during POST. |
|
|
|
| |
Total L3 Cache per Socket | Processor |
| |
|
| during POST. |
|
|
|
|
|
39