Texas Instruments ADS5411 manual Layer 2, Ground Plane

Page 12

www.ti.com

PCB Layout

Figure 4-2. Layer 2, Ground Plane

12

Physical Description

SLWU020B –February 2005 –Revised February 2006

Submit Documentation Feedback

Image 12

Contents Users Guide Submit Documentation Feedback Contents List of Figures Power Requirements EVM Operational ProcedureOverview PurposeJumper Function Location Pins Default Three Pin Jumper List TableSchematic Diagram Circuit DescriptionCircuit Function Output Connector J9 Test Point DescriptionJ9 PIN Description Test Point FunctionParts List Bill of Materials for EVMResistors Value QTY Part Number Vendor REF DES Not Installed ICsPhysical Description PCB LayoutLayer 2, Ground Plane Layer 3, Power Plane #1 Layer 4, Power Plane #2 Layer 5, Ground Plane Layer 6, Bottom Layer Schematics Ti a DRY Drvdd ADS5424 Evaluation BOARD/KIT Important Notice FCC Warning EVM Warnings and RestrictionsImportant Notice