Texas Instruments ADS5423 EVM, ADS5424 EVM, ADS5433 EVM, ADS5411 EVM manual Layer 5, Ground Plane

Page 15

www.ti.com

PCB Layout

Figure 4-5. Layer 5, Ground Plane

SLWU020B –February 2005 –Revised February 2006

Physical Description

15

Submit Documentation Feedback

Image 15

Contents Users Guide Submit Documentation Feedback Contents List of Figures Purpose Power RequirementsEVM Operational Procedure OverviewThree Pin Jumper List Table Jumper Function Location Pins DefaultSchematic Diagram Circuit DescriptionCircuit Function Test Point Function Output Connector J9Test Point Description J9 PIN DescriptionParts List Bill of Materials for EVMResistors ICs Value QTY Part Number Vendor REF DES Not InstalledPCB Layout Physical DescriptionLayer 2, Ground Plane Layer 3, Power Plane #1 Layer 4, Power Plane #2 Layer 5, Ground Plane Layer 6, Bottom Layer Schematics Ti a DRY Drvdd ADS5424 Evaluation BOARD/KIT Important Notice EVM Warnings and Restrictions FCC WarningImportant Notice