Cypress CY7C1365C manual Pin Tqfp Pinout 3 Chip Enable a version

Page 4

CY7C1365C

Pin Configurations (continued)

100-Pin TQFP Pinout (3 Chip Enable) (A version)

A A CE

CE BWS

BWS

BWS CE

V V CLK GW BWE OE

ADSC

ADSP ADV

A A

DD SS

BYTE C

BYTE D

DQC

VDDQ

VSSQ

DQC

DQC DQC DQC

VSSQ VDDQ

DQC DQC

VDD

VSS

DQD

VDDQ

VSSQ

DQD

DQD DQD DQD

VSSQ

VDDQ

DQD DQD

100

15CY7C1365C

DQB DQB

VDDQ VSSQ

DQB DQB DQB DQB

VSSQ VDDQ

DQB DQB

VSS

VDD

DQA DQA

VDDQ VSSQ

DQA DQA DQA DQA

VSSQ VDDQ

DQA DQA NC

BYTE B

BYTE A

MODE A A A A A A	NC NC V	V NC A A A A A A A	A
1 0	SS	DD

Document #: 38-05690 Rev. *E

Page 4 of 18

[+] Feedback

Image 4

Contents Features Selection Guide Functional Description1133 MHz 100 MHz Unit Cypress Semiconductor CorporationLogic Block Diagram-CY7C1365C 256K x CY7C1365CPin Configurations 15CY7C1365CPin Tqfp Pinout 3 Chip Enable a version Pin Descriptions TqfpPower supply inputs to the core of the device Power supply for the I/O circuitryGround for the core of the device Ground for the I/O circuitryLinear Burst Address Table Mode = GND Interleaved Burst Address Table Mode = Floating or VDDFunctional Overview ZZ Mode Electrical Characteristics Parameter Description Test Conditions Min Max UnitAddress Cycle Description Used Adsp Adsc ADV Write CLKFunction Truth Table for Read/Write3BWE BW D BW C BW B BW a Maximum Ratings Operating RangeAmbient Range GND ≤ V I ≤ V DDQThermal Resistance10 AC Test Loads and WaveformsSwitching Characteristics Over the Operating Range11 Timing Diagrams Read Cycle Timing17Write Cycle Timing18 Read/Write Timing17, 19 Ordering Information ZZ Mode Timing 21DON’T Care Package Diagram Pin Tqfp 14 x 20 x 1.4 mmDocument History Issue Date Orig. Description of ChangeREV ECN no