Cypress CY7C1520JV18 Identification Register Definitions, Scan Register Sizes, Instruction Codes

Page 17

CY7C1516JV18, CY7C1527JV18

CY7C1518JV18, CY7C1520JV18

Identification Register Definitions

Instruction Field

 

Value

 

Description

CY7C1516JV18

CY7C1527JV18

CY7C1518JV18

CY7C1520JV18

 

 

Revision Number

000

000

000

000

Version number.

(31:29)

 

 

 

 

 

Cypress Device ID

11010100010000100

11010100010001100

11010100010010100

11010100010100100

Defines the type of

(28:12)

 

 

 

 

SRAM.

Cypress JEDEC ID

00000110100

00000110100

00000110100

00000110100

Allows unique

(11:1)

 

 

 

 

identification of

 

 

 

 

 

SRAM vendor.

ID Register

1

1

1

1

Indicates the

Presence (0)

 

 

 

 

presence of an ID

 

 

 

 

 

register.

Scan Register Sizes

Register Name

Bit Size

Instruction

3

 

 

Bypass

1

 

 

ID

32

 

 

Boundary Scan

109

 

 

Instruction Codes

Instruction

Code

Description

EXTEST

000

Captures the input and output ring contents.

 

 

 

IDCODE

001

Loads the ID register with the vendor ID code and places the register between TDI and TDO.

 

 

This operation does not affect SRAM operation.

SAMPLE Z

010

Captures the input and output contents. Places the boundary scan register between TDI and

 

 

TDO. Forces all SRAM output drivers to a High-Z state.

RESERVED

011

Do Not Use: This instruction is reserved for future use.

 

 

 

SAMPLE/PRELOAD

100

Captures the input and output ring contents. Places the boundary scan register between TDI

 

 

and TDO. Does not affect the SRAM operation.

RESERVED

101

Do Not Use: This instruction is reserved for future use.

 

 

 

RESERVED

110

Do Not Use: This instruction is reserved for future use.

 

 

 

BYPASS

111

Places the bypass register between TDI and TDO. This operation does not affect SRAM

 

 

operation.

Document Number: 001-12559 Rev. *D

Page 17 of 26

[+] Feedback

Image 17
Contents Configurations FeaturesFunctional Description Selection GuideLogic Block Diagram CY7C1527JV18 Logic Block Diagram CY7C1516JV18Doff CLKBWS Logic Block Diagram CY7C1518JV18Logic Block Diagram CY7C1520JV18 Ball Fbga 15 x 17 x 1.4 mm Pinout Pin ConfigurationCY7C1516JV18 8M x CY7C1527JV18 8M xCY7C1520JV18 2M x CY7C1518JV18 4M xPin Name Pin Description Pin DefinitionsPower Supply Inputs for the Outputs of the Device Power Supply Inputs to the Core of the DeviceTDO for Jtag TCK Pin for JtagDDR Operation Single Clock ModeFunctional Overview Depth Expansion Application ExampleProgrammable Impedance Echo ClocksNWS0 NWS1 Write Cycle DescriptionsBWS0 BWS1 BWS0 BWS1 BWS2 BWS3 BWS0Ieee 1149.1 Serial Boundary Scan Jtag Idcode State diagram for the TAP controller follows TAP Controller State DiagramTAP Electrical Characteristics TAP Controller Block DiagramTDI TCKTAP Timing and Test Conditions TAP AC Switching CharacteristicsInstruction Codes Identification Register DefinitionsScan Register Sizes Bit # Bump ID Boundary Scan OrderDLL Constraints Power Up Sequence in DDR-II SramPower Up Sequence Maximum Ratings Electrical CharacteristicsDC Electrical Characteristics Capacitance AC Electrical CharacteristicsThermal Resistance Parameter Description Test Conditions Max UnitDLL Timing Cypress Consortium Description 300 MHz 250 MHz UnitParameter Min Max NOP Switching WaveformsRead NOP Write ReadOrdering Information Ball Fbga 15 x 17 x 1.40 mm Package DiagramREV ECN no Issue ORIG. Description of Change Date Sales, Solutions, and Legal InformationWorldwide Sales and Design Support Products PSoC Solutions