Cypress CY7C1520JV18, CY7C1518JV18, CY7C1527JV18 manual Package Diagram, Ball Fbga 15 x 17 x 1.40 mm

Page 25

CY7C1516JV18, CY7C1527JV18

CY7C1518JV18, CY7C1520JV18

Package Diagram

Figure 6. 165-Ball FBGA (15 x 17 x 1.40 mm), 51-85195

4/0 6)%7

0).).#/2.%2

(

	"/44/- 6)%7		-#		0).).#/2.%2
					0).).#/2.%2

			-#! "
				8
				8


					!
					"
					#
					$
					$
					%
					&
					'
¼					(
					*

					+
					,
					-
					-
					.
					0
					2
!



	"	¼
	8

¼	#
3%!4).' 0,!.%
	-!8

./4%3%

3/,$%2 0!$ 490%0 ./. 3/,$%23-!3+ $%&).%$ .3-$

0!#+!'% 7%)'(4% G

*%$%#$2%&%2%.#%% -/$%3)'. #

0!#+!'% #/$%$ ""!$

51-85195-*A

Document Number: 001-12559 Rev. *D

Page 25 of 26

[+] Feedback

Image 25

Contents Configurations FeaturesFunctional Description Selection GuideLogic Block Diagram CY7C1527JV18 Logic Block Diagram CY7C1516JV18Doff CLKLogic Block Diagram CY7C1520JV18 Logic Block Diagram CY7C1518JV18BWS Ball Fbga 15 x 17 x 1.4 mm Pinout Pin ConfigurationCY7C1516JV18 8M x CY7C1527JV18 8M xCY7C1520JV18 2M x CY7C1518JV18 4M xPin Name Pin Description Pin DefinitionsPower Supply Inputs for the Outputs of the Device Power Supply Inputs to the Core of the DeviceTDO for Jtag TCK Pin for JtagFunctional Overview Single Clock ModeDDR Operation Depth Expansion Application ExampleProgrammable Impedance Echo ClocksBWS0 BWS1 Write Cycle DescriptionsNWS0 NWS1 BWS0 BWS1 BWS2 BWS3 BWS0Ieee 1149.1 Serial Boundary Scan Jtag Idcode State diagram for the TAP controller follows TAP Controller State DiagramTAP Electrical Characteristics TAP Controller Block DiagramTDI TCKTAP Timing and Test Conditions TAP AC Switching CharacteristicsScan Register Sizes Identification Register DefinitionsInstruction Codes Bit # Bump ID Boundary Scan OrderPower Up Sequence Power Up Sequence in DDR-II SramDLL Constraints DC Electrical Characteristics Electrical CharacteristicsMaximum Ratings Capacitance AC Electrical CharacteristicsThermal Resistance Parameter Description Test Conditions Max UnitParameter Min Max Cypress Consortium Description 300 MHz 250 MHz UnitDLL Timing NOP Switching WaveformsRead NOP Write ReadOrdering Information Ball Fbga 15 x 17 x 1.40 mm Package DiagramWorldwide Sales and Design Support Products PSoC Solutions Sales, Solutions, and Legal InformationREV ECN no Issue ORIG. Description of Change Date