Cypress CY7C1344H manual Timing Diagrams, Read Cycle Timing16, Clk, Adsc, DON’T Care

Cypress CY7C1344H manual Features, Logic Block Diagram Functional Description1, Cypress Semiconductor Corporation Cypress manual Selection Guide, Pin Configurations, 15CY7C1344H, MHz 100 MHz Unit Cypress CY7C1344H manual Pin Definitions Cypress CY7C1344H manual Functional Overview, Interleaved Burst Address Table Mode = Floating or VDD Cypress CY7C1344H manual ZZ Mode Electrical Characteristics, Parameter Description Test Conditions Min Max Unit Cypress CY7C1344H manual Truth Table for Read/Write2, Function, BWE BW D BW C BW B BW a Cypress CY7C1344H manual Maximum Ratings, Operating Range, Ambient Range, Description Test Conditions Min Max Unit Cypress CY7C1344H manual Capacitance9, Thermal Resistance9, AC Test Loads and Waveforms Cypress CY7C1344H manual Switching Characteristics Over the Operating Range 10 Cypress CY7C1344H manual Timing Diagrams, Read Cycle Timing16, Clk, Adsc, DON’T Care Cypress CY7C1344H manual Write Cycle Timing16 Cypress CY7C1344H manual Read/Write Timing16, 18, Adsp Adsc, Address, Burst Read, DON’T Care Undefined Cypress CY7C1344H manual ZZ Mode Timing 20, DON’T Care Cypress CY7C1344H manual Ordering Information, Package Diagram, Pin Tqfp 14 x 20 x 1.4 mm Cypress CY7C1344H manual Document History, REV ECN no, Issue Date Orig. Description of Change, Pci, Nxr
Page 10

CY7C1344H

Timing Diagrams

Read Cycle Timing[16]

tCYC

CLK

t CH

tADS tADH

t CL

ADSP

tADS tADH

ADSC

tAS tAH

ADDRESS

GW, BWE,BW[A:D]

CE

A1

A2

t WES

tWEH

tCES tCEH

Deselect Cycle

 

 

t ADVS tADVH

ADV

 

 

OE

 

 

 

 

tOEV

 

 

tOEHZ

 

 

tCLZ

Data Out (Q)

High-Z

Q(A1)

tCDV

tOELZ tCDV tDOH

Q(A2) Q(A2 + 1)

ADV suspends burst.

 

 

 

tCHZ

Q(A2 + 2)

Q(A2 + 3)

Q(A2)

Q(A2 + 1) Q(A2 + 2)

 

 

Burst wraps around

Single READ

to its initial state

BURST

READ

DON’T CARE

UNDEFINED

Note:

16. On this diagram, when CE is LOW, CE1 is LOW, CE2 is HIGH and CE3 is LOW. When CE is HIGH, CE1 is HIGH or CE2 is LOW or CE3 is HIGH.

Document #: 001-00211 Rev. *B

Page 10 of 15

[+] Feedback

Page 9 Page 11
Image 10
Page 9 Page 11
Contents Logic Block Diagram Functional Description1 FeaturesCypress Semiconductor Corporation 15CY7C1344H Pin ConfigurationsSelection Guide 133 MHz 100 MHz UnitPin Definitions Linear Burst Address Table Mode = GND Interleaved Burst Address Table Mode = Floating or VDDFunctional Overview Address Cycle Description Used ZZ Mode Electrical CharacteristicsParameter Description Test Conditions Min Max Unit Adsp Adsc ADV Write CLKFunction Truth Table for Read/Write2BWE BW D BW C BW B BW a Ambient Range Maximum RatingsOperating Range Description Test Conditions Min Max UnitThermal Resistance9 Capacitance9AC Test Loads and Waveforms Switching Characteristics Over the Operating Range 10 CLK Timing DiagramsRead Cycle Timing16 AdscWrite Cycle Timing16 Address Read/Write Timing16, 18Adsp Adsc Burst ReadZZ Mode Timing 20 DON’T CareOrdering Information Package DiagramPin Tqfp 14 x 20 x 1.4 mm REV ECN no Issue Date Orig. Description of ChangeDocument History PCI
Top Page Image Contents