Cypress CY8C24223A, CY8C24423A manual Features, Logic Block Diagram

Page 1

CY8C24223A, CY8C24423A

PSoC® Programmable System-on-Chip™

Features

Powerful Harvard Architecture Processor

M8C Processor Speeds to 12 MHz

8x8 Multiply, 32-Bit Accumulate

Low Power at High Speed

4.75V to 5.25V Operating Voltage

Extended Temperature Range: -40°C to +125°C

Advanced Peripherals (PSoC Blocks)

Six Rail-to-Rail Analog PSoC Blocks Provide:

Up to 14-Bit ADCs

Up to 9-Bit DACs

Programmable Gain Amplifiers

Programmable Filters and Comparators

Four Digital PSoC Blocks Provide:

8 to 32-Bit Timers, Counters, and PWMs

CRC and PRS Modules

Full-Duplex UART

Multiple SPI™ Masters or Slaves

Connectable to all GPIO Pins

Complex Peripherals by Combining Blocks

Precision, Programmable Clocking

Internal ± 4% 24 MHz Oscillator

High Accuracy 24 MHz with Optional 32 kHz Crystal and PLL

Optional External Oscillator, up to 24 MHz

Internal Oscillator for Watchdog and Sleep

Flexible On-Chip Memory

4K Bytes Flash Program Storage 100 Erase/Write Cycles

256 Bytes SRAM Data Storage

In-System Serial Programming (ISSP)

Partial Flash Updates

Flexible Protection Modes

Programmable Pin Configurations

25 mA Sink on All GPIO

Pull Up, Pull Down, High Z, Strong, or Open Drain Drive Modes on All GPIO

Up to Ten Analog Inputs on GPIO

Two 30 mA Analog Outputs on GPIO

Configurable Interrupt on All GPIO

Additional System Resources

I2C™ Slave, Master, and Multi-Master to 400 kHz

Watchdog and Sleep Timers

User-Configurable Low Voltage Detection

Integrated Supervisory Circuit

On-Chip Precision Voltage Reference

Complete Development Tools

Free Development Software (PSoC Designer™)

Full-Featured, In-Circuit Emulator and Programmer

Full Speed Emulation

Complex Breakpoint Structure

128K Bytes Trace Memory

Logic Block Diagram

 

 

 

 

 

 

Port 2 Port 1

Port 0

Analog

 

PSoC CORE

Drivers

 

 

 

 

System Bus

 

 

 

 

Global Digital Interconnect

Global Analog Interconnect

 

 

 

 

SRAM

SROM

Flash 4K

 

 

 

256 Bytes

 

 

 

 

 

 

 

 

Interrupt

CPUCore(M8C)

Sleep and

 

 

 

Watchdog

 

Controller

 

 

 

 

 

 

 

 

 

Multiple Clock Sources

 

 

 

(Includes IMO, ILO, PLL, and ECO)

 

DIGITAL SYSTEM

ANALOG SYSTEM

 

Digital

 

Analog

Analog

 

 

Ref

 

Block Array

Block

 

 

 

 

 

Array

 

 

 

(1 Row,

 

(2 Columns,

Analog

 

4 Blocks)

 

6 Blocks)

Input

 

 

 

 

Muxing

Digital

Multiply

Decimator

POR and LVD

Internal

I2C

 

Voltage

Clocks

Accum.

 

 

System Resets

Ref.

 

 

 

 

SYSTEM RESOURCES

 

 

Cypress Semiconductor Corporation • 198 Champion Court

San Jose, CA 95134-1709

408-943-2600

Document Number: 3-12029 Rev. *E

 

Revised December 11, 2008

[+] Feedback

Image 1
Contents Logic Block Diagram FeaturesCypress Semiconductor Corporation 198 Champion Court PSoC Core PSoC Functional OverviewDigital System Analog System Analog System Block DiagramPSoC Device Characteristics PSoC Device CharacteristicsGetting Started Additional System ResourcesPSoC Designer Software Subsystems Development ToolsDevice Editor Design BrowserHardware Tools Designing with User ModulesApplication Editor Acronyms Used Document ConventionsUnits of Measure Numeric NamingPin Part Pinout PinoutsPin Part Pinout Ssop Type Description Digital Analog Name Pin Part Pinout Ssop Type Description Digi- Ana Name Active high external reset with internal pullRegister Conventions Register ReferenceRegister Mapping Tables Abbreviations UsedRegister Map Bank 0 Table User Space Name Addr 0,Hex AccessName Addr 1,Hex Access Register Map Bank 1 Table Configuration SpaceCY8C24223A, CY8C24423A Units of Measure Symbol Unit of Measure Electrical SpecificationsAbsolute Maximum Ratings Symbol Description Min Typ Units Operating TemperatureOperating Temperature Symbol Description Min Typ Max Units Absolute Maximum RatingsDC General Purpose IO Specifications DC Electrical CharacteristicsDC Chip-Level Specifications DC Gpio Specifications Symbol Description Min Typ Max UnitsPsrroa DC Operational Amplifier SpecificationsDC Analog Output Buffer Specifications DC Low Power Comparator SpecificationsPsrrob CT Block Power = High RefHi = Vdd/2 + BandGap DC Analog Reference SpecificationsRef Control Power = High DC POR and LVD Specifications DC Analog PSoC Block SpecificationsDC Programming Specifications AC Chip-Level Specifications AC Electrical CharacteristicsDC24M Gain Enable32K Select AC Gpio Specifications Symbol Description Min Typ Max Units AC General Purpose IO SpecificationsAC Operational Amplifier Specifications BwoaTypical Agnd Noise with P24 Bypass AC Low Power Comparator SpecificationsCrcprs AC Digital Block SpecificationsSpim SpisAC External Clock Specifications AC Analog Output Buffer SpecificationsAC Programming Specifications BwobSDA AC I2C SpecificationsSCL Pin 210-Mil Ssop Packaging InformationSolder Reflow Peak Temperature Capacitance on Crystal PinsTypical Package Capacitance on Crystal Pins Thermal ImpedancesOrdering Code Definitions Ordering InformationWorldwide Sales and Design Support Products PSoC Solutions Sales, Solutions, and Legal InformationDocument History Orig. Submission Description of Change Date