Cypress CY8C24223A, CY8C24423A manual Pin Part Pinout Ssop Type Description Digi- Ana Name

Page 9

CY8C24223A, CY8C24423A

28-Pin Part Pinout

Table 4. 28-Pin Part Pinout (SSOP)

Pi

Type

 

 

n

 

Pin

Description

Digi- Ana-

No

Name

Figure 6. CY8C24423A 28-Pin PSoC Device

.

tal

log

 

 

1

IO

I

P0[7]

Analog column mux input

2

IO

IO

P0[5]

Analog column mux input and column

 

 

 

 

output

3

IO

IO

P0[3]

Analog column mux input and column

 

 

 

 

output

4

IO

I

P0[1]

Analog column mux input

5

IO

 

P2[7]

 

6

IO

 

P2[5]

 

7

IO

I

P2[3]

Direct switched capacitor block input

8

IO

I

P2[1]

Direct switched capacitor block input

9

Power

 

Vss

Ground connection

10

IO

 

P1[7]

I2C Serial Clock (SCL)

11

IO

 

P1[5]

I2C Serial Data (SDA)

12

IO

 

P1[3]

 

13

IO

 

P1[1]

Crystal Input (XTALin), I2C Serial Clock

 

 

 

 

(SCL), ISSP-SCLK*

14

Power

 

Vss

Ground connection

15

IO

 

P1[0]

Crystal Output (XTALout), I2C Serial Data

 

 

 

 

(SDA), ISSP-SDATA*

16

IO

 

P1[2]

 

17

IO

 

P1[4]

Optional External Clock Input (EXTCLK)

18

IO

 

P1[6]

 

19

Input

 

XRES

Active high external reset with internal pull

 

 

 

 

down

20

IO

I

P2[0]

Direct switched capacitor block input

21

IO

I

P2[2]

Direct switched capacitor block input

22

IO

 

P2[4]

External Analog Ground (AGND)

23

IO

 

P2[6]

External Voltage Reference (VRef)

24

IO

I

P0[0]

Analog column mux input

25

IO

I

P0[2]

Analog column mux input

26

IO

I

P0[4]

Analog column mux input

27

IO

I

P0[6]

Analog column mux input

28

Power

 

Vdd

Supply voltage

LEGEND: A = Analog, I = Input, and O = Output.

* These are the ISSP pins, which are not High Z at POR (Power On Reset).

See the PSoC Programmable System-on-Chip Technical Reference Manual for details.

A, I,P0[7]

A,IO, P0[5]

A,IO, P0[3]

A,I, P0[1] P2[7] P2[5] A,I, P2[3]

A, I,P2[1] Vss I2CSCL,P1[7] I2CSDA,P1[5] P1[3]

I2CSCL,XTALin,P1[1] Vss

1

 

28

 

 

 

 

Vdd

 

 

 

 

 

2

 

27

 

 

 

 

P0[6], A,I

 

 

 

 

 

3

 

26

 

 

 

 

P0[4], A,I

 

 

 

 

 

4

 

25

 

 

 

 

P0[2], A,I

 

 

 

 

 

5

 

24

 

 

 

 

P0[0], A,I

 

 

 

 

 

6

 

23

 

 

 

 

P2[6],ExternalVRef

 

 

 

 

 

7

SSOP

22

 

 

 

 

P2[4],ExternalAGND

 

 

 

 

8

 

21

 

 

 

 

P2[2], A,I

 

 

 

 

 

9

 

20

 

 

 

 

P2[0], A,I

 

 

 

 

 

10

 

19

 

 

 

 

XRES

 

 

 

 

 

11

 

18

 

 

 

 

P1[6]

 

 

 

 

 

12

 

17

 

 

 

 

P1[4],EXTCLK

 

 

 

 

 

13

 

16

 

 

 

 

P1[2]

 

 

 

 

 

14

 

15

 

 

 

 

P1[0],XTALout,I2CSDA

 

 

 

 

 

Document Number: 3-12029 Rev. *E

Page 9 of 31

[+] Feedback

Image 9
Contents Features Logic Block DiagramCypress Semiconductor Corporation 198 Champion Court PSoC Functional Overview PSoC CoreDigital System Analog System Analog System Block DiagramPSoC Device Characteristics PSoC Device CharacteristicsGetting Started Additional System ResourcesPSoC Designer Software Subsystems Development ToolsDevice Editor Design BrowserDesigning with User Modules Hardware ToolsApplication Editor Acronyms Used Document ConventionsUnits of Measure Numeric NamingPinouts Pin Part PinoutPin Part Pinout Ssop Type Description Digital Analog Name Pin Part Pinout Ssop Type Description Digi- Ana Name Active high external reset with internal pullRegister Conventions Register ReferenceRegister Mapping Tables Abbreviations UsedRegister Map Bank 0 Table User Space Name Addr 0,Hex AccessName Addr 1,Hex Access Register Map Bank 1 Table Configuration SpaceCY8C24223A, CY8C24423A Units of Measure Symbol Unit of Measure Electrical SpecificationsAbsolute Maximum Ratings Symbol Description Min Typ Units Operating TemperatureOperating Temperature Symbol Description Min Typ Max Units Absolute Maximum RatingsDC General Purpose IO Specifications DC Electrical CharacteristicsDC Chip-Level Specifications DC Gpio Specifications Symbol Description Min Typ Max UnitsPsrroa DC Operational Amplifier SpecificationsDC Low Power Comparator Specifications DC Analog Output Buffer SpecificationsPsrrob DC Analog Reference Specifications CT Block Power = High RefHi = Vdd/2 + BandGapRef Control Power = High DC Analog PSoC Block Specifications DC POR and LVD SpecificationsDC Programming Specifications AC Electrical Characteristics AC Chip-Level SpecificationsDC24M Enable Gain32K Select AC Gpio Specifications Symbol Description Min Typ Max Units AC General Purpose IO SpecificationsAC Operational Amplifier Specifications BwoaTypical Agnd Noise with P24 Bypass AC Low Power Comparator SpecificationsCrcprs AC Digital Block SpecificationsSpim SpisAC External Clock Specifications AC Analog Output Buffer SpecificationsAC Programming Specifications BwobAC I2C Specifications SDASCL Pin 210-Mil Ssop Packaging InformationSolder Reflow Peak Temperature Capacitance on Crystal PinsTypical Package Capacitance on Crystal Pins Thermal ImpedancesOrdering Code Definitions Ordering InformationWorldwide Sales and Design Support Products PSoC Solutions Sales, Solutions, and Legal InformationDocument History Orig. Submission Description of Change Date