Cypress CY8C24223A, CY8C24423A manual DC Analog Reference Specifications, Ref Control Power = High

Page 19

CY8C24223A, CY8C24423A

DC Analog Reference Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C ≤ TA ≤ 125°C. Typical parameters apply to 5V at 25°C and are for design guidance only.

The guaranteed specifications are measured through the Analog Continuous Time PSoC blocks. The power levels for AGND refer to the power of the Analog Continuous Time PSoC block. The power levels for RefHi and RefLo refer to the Analog Reference Control register. The limits stated for AGND include the offset error of the AGND buffer local to the Analog Continuous Time PSoC block.

Note Avoid using P2[4] for digital signaling when using an analog resource that depends on the Analog Reference. Some coupling of the digital signal may appear on the AGND.

Table 16. DC Analog Reference Specifications

Symbol

Description

Min

Typ

Max

Units

BG

Bandgap Voltage Reference

1.25

1.30

1.35

V

–

AGND = Vdd/2a

 

 

 

 

 

CT Block Power = High

Vdd/2 - 0.02

Vdd/2

Vdd/2 + 0.02

V

–

AGND = 2 x BandGapa

 

 

 

 

 

CT Block Power = High

2.4

2.6

2.8

V

–

AGND = P2[4] (P2[4] = Vdd/2)a

 

 

 

 

 

CT Block Power = High

P2[4] - 0.02

P2[4]

P2[4] + 0.02

V

–

AGND = BandGapa

 

 

 

 

 

CT Block Power = High

1.23

1.30

1.37

V

–

AGND = 1.6 x BandGapa

 

 

 

 

 

CT Block Power = High

1.98

2.08

2.14

V

–

AGND Column to Column Variation (AGND =

 

 

 

 

 

Vdd/2)a

-0.035

0.000

0.035

V

 

CT Block Power = High

 

 

 

 

–

RefHi = Vdd/2 + BandGap

Vdd/2 + 1.15

Vdd/2 +1.30

Vdd/2 +1.45

V

 

Ref Control Power = High

–

RefHi = 3 x BandGap

 

 

 

 

 

Ref Control Power = High

3.65

3.9

4.15

V

–

RefHi = 2 x BandGap + P2[6] (P2[6] = 1.3V)

 

 

 

 

 

Ref Control Power = High

P2[6] + 2.4

P2[6] + 2.6

P2[6] + 2.8

V

–

RefHi = P2[4] + BandGap (P2[4] = Vdd/2)

P2[4] + 1.24

P2[4] +1.30

P2[4] + 1.36

V

 

Ref Control Power = High

–

RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 1.3V)

 

 

 

 

 

Ref Control Power = High

P2[4] + P2[6] - 0.1

P2[4] + P2[6]

P2[4] + P2[6] + 0.1

V

–

RefHi = 3.2 x BandGap

 

 

 

 

 

Ref Control Power = High

3.9

4.16

4.42

V

–

RefLo = Vdd/2 – BandGap

Vdd/2 - 1.45

Vdd/2 - 1.3

1.15

V

 

Ref Control Power = High

–

RefLo = BandGap

 

 

 

 

 

Ref Control Power = High

1.15

1.3

1.45

V

–

RefLo = 2 x BandGap - P2[6] (P2[6] = 1.3V)

 

 

 

 

 

Ref Control Power = High

2.4 - P2[6]

2.6 - P2[6]

2.8 - P2[6]

V

–

RefLo = P2[4] – BandGap (P2[4] = Vdd/2)

P2[4] - 1.45

1.3

P2[4] - 1.15

V

 

Ref Control Power = High

–

RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 1.3V)

 

 

 

 

 

Ref Control Power = High

P2[4] - P2[6] - 0.1

P2[4] - P2[6]

P2[4] - P2[6] + 0.1

V

a. AGND tolerance includes the offsets of the local buffer in the PSoC block. Bandgap voltage is 1.3V ± 0.05V.

Document Number: 3-12029 Rev. *E

Page 19 of 31

[+] Feedback

Page 18 Page 20
Image 19
Page 18 Page 20
Contents Logic Block Diagram FeaturesCypress Semiconductor Corporation 198 Champion Court PSoC Core PSoC Functional OverviewDigital System Analog System Analog System Block DiagramAdditional System Resources PSoC Device CharacteristicsPSoC Device Characteristics Getting StartedDesign Browser Development ToolsPSoC Designer Software Subsystems Device EditorHardware Tools Designing with User ModulesApplication Editor Numeric Naming Document ConventionsAcronyms Used Units of MeasurePin Part Pinout PinoutsPin Part Pinout Ssop Type Description Digital Analog Name Pin Part Pinout Ssop Type Description Digi- Ana Name Active high external reset with internal pullAbbreviations Used Register ReferenceRegister Conventions Register Mapping TablesRegister Map Bank 0 Table User Space Name Addr 0,Hex AccessName Addr 1,Hex Access Register Map Bank 1 Table Configuration SpaceCY8C24223A, CY8C24423A Units of Measure Symbol Unit of Measure Electrical SpecificationsAbsolute Maximum Ratings Operating TemperatureAbsolute Maximum Ratings Symbol Description Min Typ Units Operating Temperature Symbol Description Min Typ Max UnitsDC Gpio Specifications Symbol Description Min Typ Max Units DC Electrical CharacteristicsDC General Purpose IO Specifications DC Chip-Level SpecificationsPsrroa DC Operational Amplifier SpecificationsDC Analog Output Buffer Specifications DC Low Power Comparator SpecificationsPsrrob CT Block Power = High RefHi = Vdd/2 + BandGap DC Analog Reference SpecificationsRef Control Power = High DC POR and LVD Specifications DC Analog PSoC Block SpecificationsDC Programming Specifications AC Chip-Level Specifications AC Electrical CharacteristicsDC24M Gain Enable32K Select Bwoa AC General Purpose IO SpecificationsAC Gpio Specifications Symbol Description Min Typ Max Units AC Operational Amplifier SpecificationsTypical Agnd Noise with P24 Bypass AC Low Power Comparator SpecificationsSpis AC Digital Block SpecificationsCrcprs SpimBwob AC Analog Output Buffer SpecificationsAC External Clock Specifications AC Programming SpecificationsSDA AC I2C SpecificationsSCL Pin 210-Mil Ssop Packaging InformationThermal Impedances Capacitance on Crystal PinsSolder Reflow Peak Temperature Typical Package Capacitance on Crystal PinsOrdering Code Definitions Ordering InformationOrig. Submission Description of Change Date Sales, Solutions, and Legal InformationWorldwide Sales and Design Support Products PSoC Solutions Document History
Top Page Image Contents