Cypress specifications CY7C68000A 56-pin Vfbga Pin Assignment

Page 5

CY7C68000A

Figure 2. CY7C68000A 56-pin VFBGA Pin Assignment

	1	2	3	4	5	6	7	8
A	1A	2A	3A	4A	5A	6A	7A	8A
B	1B	2B	3B	4B	5B	6B	7B	8B
C	1C	2C	3C	4C	5C	6C	7C	8C
D	1D	2D					7D	8D
E	1E	2E					7E	8E
F	1F	2F	3F	4F	5F	6F	7F	8F
G	1G	2G	3G	4G	5G	6G	7G	8G
H	1H	2H	3H	4H	5H	6H	7H	8H

Document #: 38-08052 Rev. *G

Page 5 of 15

[+] Feedback

Image 5

Contents Logic Block Diagram MoBL-USBTX2 FeaturesVfbga Cypress Semiconductor Corporation 198 Champion CourtFunctional Overview ApplicationsOpMode10 Description Operational ModesDPLUS/DMINUS Impedance Termination CY7C68000A Pin ConfigurationsCY7C68000A 56-pin Vfbga Pin Assignment Pin Descriptions Name Type Default Description1Pin Descriptions By the Transmit State Machine Xtalin Receive ErrorXtalout GNDAbsolute Maximum Ratings DC CharacteristicsOperating Conditions DPLUS/DMINUS/CLKTiming Diagram HS/FS Interface Timing 60 MHz AC Electrical CharacteristicsHS/FS Interface Timing 30 MHz Ordering Code Package Type Package DiagramsOrdering Information Vfbga 5 x 5 x 1.0 mm 0.50 Pitch, 0.30 Ball BZ56 PCB Layout RecommendationsCross section of the Area Underneath the QFN Package Quad Flat Package No Leads QFN Package Design NotesWorldwide Sales and Design Support Products PSoC Solutions Sales, Solutions, and Legal InformationDocument History Orig. Submission Description of Change Date