Cypress CY62146E MoBL manual Pin Configuration, Product Portfolio

Page 2

CY62146E MoBL

Pin Configuration

Figure 1. 44-Pin TSOP II (Top View) [1]

A4 A3 A2 A1 A0

CE IO0 IO1 IO2 IO3

VCC VSS

IO4

IO5 IO6 IO7

WE

A17

A16

A15

A14

A13

144 A5

243 A6

342 A7

441 OE

540 BHE

639 BLE

738 IO15

837 IO14

936 IO13

1035 IO12

1134 VSS

1233 VCC

1332 IO11

1431 IO10

1530 IO9

1629 IO8

1728 NC

1827 A8

1926 A9

2025 A10

2124 A11

2223 A12

Product Portfolio

 

 

 

 

 

 

 

 

 

 

Power Dissipation

 

 

 

Product

Range

 

VCC Range (V)

 

Speed

Operating ICC, (mA)

 

 

Standby, ISB2

 

 

 

 

 

 

 

(ns)

f = 1 MHz

f = fmax

 

(μA)

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Min

 

Typ[2]

 

Max

 

Typ [2]

Max

Typ [2]

 

Max

 

Typ [2]

 

Max

CY62146ELL

Ind’l/Auto-A

4.5

 

5.0

 

5.5

45

2

2.5

15

 

20

 

1

 

7

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Notes

1.NC pins are not connected on the die.

2.Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at VCC = VCC(typ), TA = 25°C.

Document Number: 001-07970 Rev. *D

Page 2 of 11

[+] Feedback

Image 2
Contents Functional Description FeaturesLogic Block Diagram Cypress Semiconductor Corporation 198 Champion CourtPin Configuration Product PortfolioOperating Range Electrical CharacteristicsMaximum Ratings CapacitanceParameter Description Conditions Min Typ2 Max Unit Data Retention CharacteristicsParameters Unit Switching Characteristics Write CycleSwitching Waveforms Read Cycle No.1 Address Transition ControlledWrite Cycle No 1 WE Controlled 13, 17 Write Cycle 3 WE controlled, OE LOW Truth Table Inputs/Outputs Mode PowerOrdering Information BHE BLEPackage Diagrams Pin Tsop IIREV ECN no Issue Date Orig. Change Description of ChangeDocument History