Cypress CY62147DV30 manual Write Cycle No WE Controlled, OE LOW22, DATAI/O Data

Page 8

CY62147DV30

Switching Waveforms (continued)

Write Cycle No. 3 (WE Controlled, OE LOW)[22]

 

 

tWC

ADDRESS

 

 

 

 

tSCE

CE

 

 

BHE/BLE

 

tBW

 

tAW

tHA

 

tSA

tPWE

WE

 

 

 

 

tHD

 

 

tSD

DATAI/O

NOTE 23

DATAIN

 

tHZWE

tLZWE

Write Cycle No. 4 (BHE/BLE Controlled, OE LOW)[22]

 

 

tWC

 

ADDRESS

 

 

 

CE

 

 

 

 

 

tSCE

 

 

tAW

 

tHA

BHE/BLE

 

tBW

 

 

 

 

 

tSA

 

 

WE

 

tPWE

 

 

tHZWE

t

tHD

 

 

SD

 

DATA I/O

NOTE 23

DATAIN

 

 

 

 

tLZWE

Document #: 38-05340 Rev. *F

Page 8 of 12

[+] Feedback

Image 8
Contents Features Logic Block DiagramFunctional Description1 Cypress Semiconductor CorporationPin Configuration2, 3 Product PortfolioOperating Range Electrical Characteristics Over the Operating RangeMaximum Ratings Data Retention Characteristics Over the Operating Range Thermal Resistance10AC Test Loads and Waveforms10 Data Retention Waveform13Switching Characteristics Over the Operating Range14 45 ns 55 ns 70 ns Parameter Description MinMin Max Unit Read Cycle Write CycleRead Cycle No OE Controlled19 Switching WaveformsRead Cycle 1 Address Transition Controlled18 Data I/O Write Cycle No WE Controlled17, 21Write Cycle No CE Controlled17, 21 DATAI/O Data Write Cycle No WE Controlled, OE LOW22Write Cycle No BHE/BLE Controlled, OE LOW22 BHE BLE Inputs/Outputs Mode PowerOrdering Information Package Diagram Ball Vfbga 6 x 8 x 1 mmPin Tsop II REV ECN no Issue Date Orig. Description of ChangeDocument History