Cypress CY62147DV30 manual Write Cycle No WE Controlled17, 21, Write Cycle No CE Controlled17, 21

Page 7

CY62147DV30

Switching Waveforms (continued)

Write Cycle No. 1 (WE Controlled)[17, 21, 22]

	tWC
ADDRESS
CE	tSCE
CE
tAW		tHA
tSA	tPWE
WE
BHE/BLE	tBW
OE
	tSD	t
		HD

DATA I/O

DATAIN

NOTE 23

tHZOE

Write Cycle No. 2 (CE Controlled)[17, 21, 22]

		tWC
ADDRESS
		tSCE
CE
	tSA		tHA
	tAW		tHA
WE		tPWE
WE
BHE/BLE		tBW
OE
		tSD	t
			HD
DATA I/O	NOTE 23	DATAIN
	tHZOE

Notes:

21.Data I/O is high impedance if OE = VIH.

22.If CE goes HIGH simultaneously with WE = VIH, the output remains in a high-impedance state.

23.During this period, the I/Os are in output state and input signals should not be applied.

Document #: 38-05340 Rev. *F

Page 7 of 12

[+] Feedback

Image 7

Contents Cypress Semiconductor Corporation FeaturesLogic Block Diagram Functional Description1Product Portfolio Pin Configuration2, 3Maximum Ratings Electrical Characteristics Over the Operating RangeOperating Range Data Retention Waveform13 Data Retention Characteristics Over the Operating RangeThermal Resistance10 AC Test Loads and Waveforms10Write Cycle Switching Characteristics Over the Operating Range1445 ns 55 ns 70 ns Parameter Description Min Min Max Unit Read CycleRead Cycle 1 Address Transition Controlled18 Switching WaveformsRead Cycle No OE Controlled19 Write Cycle No CE Controlled17, 21 Write Cycle No WE Controlled17, 21Data I/O Write Cycle No BHE/BLE Controlled, OE LOW22 Write Cycle No WE Controlled, OE LOW22DATAI/O Data Ordering Information Inputs/Outputs Mode PowerBHE BLE Ball Vfbga 6 x 8 x 1 mm Package DiagramPin Tsop II Document History Issue Date Orig. Description of ChangeREV ECN no