Cypress CY62147DV30 manual Package Diagram, Ball Vfbga 6 x 8 x 1 mm

Page 10

Package Diagram

CY62147DV30

48-ball VFBGA (6 x 8 x 1 mm) (51-85150)

A

B

C

TOP VIEW

A1 CORNER

1 2 3 4 5 6

BOTTOM VIEW

A1 CORNER

Ø0.05 M C Ø0.25 M C A B Ø0.30±0.05(48X)

6 5 4 3 2 1

A

B

C

 

8.00±0.10

D

 

E

 

F

 

 

 

 

G

 

 

H

 

A

 

 

 

B

0.25 C

 

0.55 MAX.

 

 

0.26 MAX.

6.00±0.10

SEATING PLANE

C

8.00±0.10

A

0.21±0.05

0.10 C

 

1.00 MAX

5.25

0.75

2.625

B

0.15(4X)

D

E

F

G

H

1.875

0.75

3.75

6.00±0.10

51-85150-*D

Document #: 38-05340 Rev. *F

Page 10 of 12

[+] Feedback

Page 9 Page 11
Image 10
Page 9 Page 11
Contents Functional Description1 FeaturesLogic Block Diagram Cypress Semiconductor CorporationPin Configuration2, 3 Product PortfolioMaximum Ratings Electrical Characteristics Over the Operating RangeOperating Range AC Test Loads and Waveforms10 Data Retention Characteristics Over the Operating RangeThermal Resistance10 Data Retention Waveform13Min Max Unit Read Cycle Switching Characteristics Over the Operating Range1445 ns 55 ns 70 ns Parameter Description Min Write CycleRead Cycle 1 Address Transition Controlled18 Switching WaveformsRead Cycle No OE Controlled19 Write Cycle No CE Controlled17, 21 Write Cycle No WE Controlled17, 21Data I/O Write Cycle No BHE/BLE Controlled, OE LOW22 Write Cycle No WE Controlled, OE LOW22DATAI/O Data Ordering Information Inputs/Outputs Mode PowerBHE BLE Package Diagram Ball Vfbga 6 x 8 x 1 mmPin Tsop II Document History Issue Date Orig. Description of ChangeREV ECN no
Top Page Image Contents