Advantech SOM-A2552 manual DMAREQ1, Mbreq, DMAACK1

Page 31

Your ePlatform Partner

User’s Manual for Advantech SOM-A2552 series module V1.00

 

 

 

memory

block.

About

detail

 

 

 

 

description,

please

 

reference

 

 

 

 

“SOM-A255x series

 

Memory and

 

 

 

 

Interrupt Map”.

 

 

 

 

 

 

 

 

 

Static chip selects. Chip selects to

 

 

 

 

static memory devices such as ROM

 

 

 

 

and

Flash.

 

 

Individually

 

 

 

 

programmable

in

the

memory

 

 

 

 

configuration registers. nBUF_CS5

 

 

 

 

can be used with variable latency I/O

Pull high

 

 

 

devices.

 

 

 

 

 

 

B48

nBUF_CS5

O

 

 

 

 

 

 

with

Advantech default uses the pin as

 

 

 

100Kohm

 

 

 

display

chip

chip

 

select

pin.

 

 

 

nBUF_CS4 pin is used for SM501 on

 

 

 

 

SOM-A2552 & SOM-A255F series. If

 

 

 

 

no special application,

Advantech

 

 

 

 

strongly suggest user to open this

 

 

 

 

pin in CSB.

 

 

 

 

 

 

 

 

 

Channel 1 DMA Request. Notifies

 

 

 

 

the DMA Controller that an external

 

 

 

 

device requires a DMA transaction. If

 

 

 

 

user wants to design a controller in

 

A48

DMA_REQ1

I

CSB with DMA mode, please check

Pull low

with ae.risc@advantech.com.tw first.

with 1Kohm

 

 

 

 

 

 

If use doesn’t want to use this pin as

 

 

 

 

DMA_REQ, use could use the pin as

 

 

 

 

GPIO. The pin connects to SoC

 

 

 

 

PXA255 GPIO19.

 

 

 

 

 

 

 

 

Memory

Controller

alternate

bus

 

 

 

 

master request. Allows an external

 

 

 

 

device to request the system bus

 

 

 

 

from the Memory Controller. If user

 

 

 

 

wants to design a controller in CSB

Pull low

B49

MBREQ

I

with this pin function, please check

with 1Kohm

 

 

 

with ae.risc@advantech.com.tw first.

 

 

 

 

If use doesn’t want to use this pin as

 

 

 

 

DMA_REQ, use could use the pin as

 

 

 

 

GPIO. The pin connects to SoC

 

 

 

 

PXA255 GPIO14.

 

 

 

 

 

 

 

 

Channel

1

DMA

 

acknowledge.

 

 

 

 

Notifies an external device that it has

 

 

 

 

been acknowledged

 

the

DMA

 

 

 

 

controller. If user wants to design a

 

 

 

 

controller in CSB with DMA mode,

 

A49

DMA_ACK1

O

please

 

check

 

 

with

No pulling

 

 

 

ae.risc@advantech.com.tw first.

 

 

 

 

If use doesn’t want to use this pin as

 

 

 

 

DMA_ACK, use could use the pin as

 

 

 

 

GPIO. The pin connects to SoC

 

 

 

 

PXA255 GPIO22.

 

 

 

 

 

31

Image 31
Contents Advantech Risc SOM-A2552 Series Module User’s ManualAcknowledgements CopyrightRevision History Version Date Reason SOM-A200 architecture SOM-A2552 series Architecture 1.1 IntroductionSOM-A2552 series Design highlight SOM-A2552 benefit Software Development Tools Testing SetSOM-A2552 series design-in package SOM-A255x series support CD includesLCD-A104-TTS1-0 Optional item Risc CE-BuilderLCD-A057-STQ1-0 Optional item LCD-A064-TTV1-0 Optional itemSOM-A2552 Block diagram Enhance Graphic Chip SMI SM501 introduction SoC Intel XScale PXA255 introductionSystem Memory Cpld System SpecificationsAudio Codec Mechanical Specification Input DC Operating Conditions Power System RequirementPower Consumption Symbol Description Min Typ MaxAssignments and Descriptions Connector LocationsX1 AMI bus CSB Mating Connector table VendorX2 SODIMM-200 connector X3 Feature Extension connectorPin type Pin DefinitionSODIMM-200 Pin Out Table JP1 PXA255 Jtag pin headerSASKTA4 SASKTA9SASKTA6 SASKTA7SASKT1RDY AC97LINEINMicin SASKT1VCCPwren SASKT0VCCBatvcc Smbusdat NDCINSysvcc SYSVCC3P3UART2RTS UsbcpBuzzerout USBLINK5VUART3CTS UART2CTSUART3TXD UART2DTRUART5RXD VbkenaUSBN1 USBP1Flmvsync VconrcsCrtvsync CrtsdaLphsync ADDR12 ADDR15ADDR14 ADDR13Bufsdclk BUFDQM0BUFDQM2 BUFDQM3DATA0 ADDR19ADDR21 ADDR23LAN1IRQ KeypadirqPXAGP7 EvairqPXAGP84 PXAGP81PXAGP82 PXAGP83Mbreq DMAREQ1DMAACK1 A50 3M6864 Model Default stateB50 MbgntA20 A18ZV8 MMDAT3MMDAT0 ZV9ZV3 ZV6ZV5 ZV4Vpclk System Bus2 COM A507 SD/MMC USB 1.1 HostUSB 1.1 client 5 T/SCRT-out Zoom Video ZV port System Reset InterfaceBuzzer Control Interface PCI I/F Thru Power-inputBack-up power input System Management Bus SM Bus interface