Advantech SOM-A2552 BUFDQM0, BUFDQM2, BUFDQM3, Bufsdclk, Bufsdcke, ADDR0, ADDR1, ADDR2, ADDR3

Page 27

Your ePlatform Partner

User’s Manual for Advantech SOM-A2552 series module V1.00

 

 

 

SDRAM DQM

for

data

byte 0.

 

B19

BUF_DQM0

O

Connect to the data output mask

No pulling

 

 

 

enables (DQM) for SDRAM.

 

 

 

 

SDRAM DQM

for

data

byte 2.

 

A19

BUF_DQM2

O

Connect to the data output mask

No pulling

 

 

 

enables (DQM) for SDRAM.

 

 

 

 

SDRAM DQM

for

data

byte 3.

 

B20

BUF_DQM3

O

Connect to the data output mask

No pulling

 

 

 

enables (DQM) for SDRAM.

 

 

 

 

PCMCIA wait. (input) Driven low by

Pull high

 

 

 

the PCMCIA card to extend the

A20

nBUF_PWAIT

I

with

length of the transfers to/from the

 

 

 

100Kohm

 

 

 

PXA255 processor.

 

 

 

 

 

 

SDRAM Clock 1. Connect SDCLK

 

 

 

 

[1] to the clock pins of SDRAM in

 

 

 

 

bank pairs 0/1. They are driven by

 

 

 

 

either the internal memory controller

 

 

 

 

clock, or the internal memory

 

 

 

 

controller clock divided by 2. At

 

 

 

 

reset, all clock pins are free running

 

B21

BUF_SDCLK

O

at the divide by 2 clock speed and

No pulling

1

may be turned off via free running

 

 

 

control register bits in the memory

 

 

 

 

controller. The

memory

controller

 

 

 

 

also provides control register bits for

 

 

 

 

clock division and deassertion of

 

 

 

 

each SDCLK

pin.

SDCLK[2:1]

 

 

 

 

control register assertion bits are

 

 

 

 

always deasserted upon reset.

 

 

 

 

SDRAM and/or Synchronous Static

 

 

 

 

Memory clock enable. Connect to

No pulling

 

 

 

the clock enable pins of SDRAM. It is

(For

A21

BUF_SDCKE

O

deasserted

during

sleep.

SOM-255F

1

BUF_SDCKE1 is always deasserted

is

 

 

 

upon reset. The memory controller

BUF_SDC

 

 

 

provides control register bits for

KE1)

 

 

 

deassertion.

 

 

 

 

B22

GND

P

Ground

 

 

 

-

A22

ADDR0

O

SoC PXA255 system address 0

No pulling

B23

ADDR1

O

SoC PXA255 system address 1

No pulling

A23

ADDR2

O

SoC PXA255 system address 2

No pulling

B24

ADDR3

O

SoC PXA255 system address 3

No pulling

A24

ADDR4

O

SoC PXA255 system address 4

No pulling

B25

ADDR5

O

SoC PXA255 system address 5

No pulling

A25

ADDR6

O

SoC PXA255 system address 6

No pulling

B26

ADDR7

O

SoC PXA255 system address 7

No pulling

A26

ADDR16

O

SoC PXA255 system address 16

No pulling

B27

ADDR17

O

SoC PXA255 system address 17

No pulling

A27

ADDR18

O

SoC PXA255 system address 18

No pulling

27

Image 27
Contents Advantech Risc SOM-A2552 Series Module User’s ManualAcknowledgements CopyrightRevision History Version Date Reason SOM-A2552 series Architecture 1.1 Introduction SOM-A200 architectureSOM-A2552 series Design highlight SOM-A2552 benefit Software Development Tools Testing SetSOM-A2552 series design-in package SOM-A255x series support CD includesLCD-A104-TTS1-0 Optional item Risc CE-BuilderLCD-A057-STQ1-0 Optional item LCD-A064-TTV1-0 Optional itemSOM-A2552 Block diagram SoC Intel XScale PXA255 introduction Enhance Graphic Chip SMI SM501 introductionSystem Memory Cpld System SpecificationsAudio Codec Mechanical Specification Input DC Operating Conditions Power System RequirementPower Consumption Symbol Description Min Typ MaxAssignments and Descriptions Connector LocationsX1 AMI bus CSB Mating Connector table VendorX2 SODIMM-200 connector X3 Feature Extension connectorPin type Pin DefinitionSODIMM-200 Pin Out Table JP1 PXA255 Jtag pin headerSASKTA4 SASKTA9SASKTA6 SASKTA7SASKT1RDY AC97LINEINMicin SASKT1VCCSASKT0VCC PwrenBatvcc Smbusdat NDCINSysvcc SYSVCC3P3UART2RTS UsbcpBuzzerout USBLINK5VUART3CTS UART2CTSUART3TXD UART2DTRUART5RXD VbkenaUSBN1 USBP1Flmvsync VconrcsCrtvsync CrtsdaLphsync ADDR12 ADDR15ADDR14 ADDR13Bufsdclk BUFDQM0BUFDQM2 BUFDQM3DATA0 ADDR19ADDR21 ADDR23LAN1IRQ KeypadirqPXAGP7 EvairqPXAGP84 PXAGP81PXAGP82 PXAGP83DMAREQ1 MbreqDMAACK1 A50 3M6864 Model Default stateB50 MbgntA20 A18ZV8 MMDAT3MMDAT0 ZV9ZV3 ZV6ZV5 ZV4Vpclk System Bus2 COM A507 SD/MMC USB 1.1 HostUSB 1.1 client 5 T/SCRT-out System Reset Interface Zoom Video ZV portBuzzer Control Interface PCI I/F Thru Power-inputBack-up power input System Management Bus SM Bus interface