Advantech SOM-A2552 manual ZV6, ZV5, ZV4, ZV3, ZV2, ZV1, ZV0, Sdazv, Sclzv, Vphref, Vpvsync

Page 35

Your ePlatform Partner

User’s Manual for Advantech SOM-A2552 series module V1.00

 

 

 

mode.

 

A44

 

 

16-bit G[1] video pixel input for

No pulling

 

 

 

RGB 5:6:5 mode, U[6] video pixel

 

 

ZV6

I

input for YUV 4:2:2 mode, or V[6]

 

 

 

 

video pixel input for YUV 4:2:2

 

 

 

 

mode.

 

B45

 

 

16-bit G[0] video pixel input for

No pulling

 

 

 

RGB 5:6:5 mode, U[5] video pixel

 

 

ZV5

I

input for YUV 4:2:2 mode, or V[5]

 

 

 

 

video pixel input for YUV 4:2:2

 

 

 

 

mode.

 

A45

 

 

16-bit B[4] video pixel input for

No pulling

 

 

 

RGB 5:6:5 mode, U[4] video pixel

 

 

ZV4

I

input for YUV 4:2:2 mode, or V[4]

 

 

 

 

video pixel input for YUV 4:2:2

 

 

 

 

mode.

 

B46

 

 

16-bit B[3] video pixel input for

No pulling

 

 

 

RGB 5:6:5 mode, U[3] video pixel

 

 

ZV3

I

input for YUV 4:2:2 mode, or V[3]

 

 

 

 

video pixel input for YUV 4:2:2

 

 

 

 

mode.

 

A46

 

 

16-bit B[2] video pixel input for

No pulling

 

 

 

RGB 5:6:5 mode, U[2] video pixel

 

 

ZV2

I

input for YUV 4:2:2 mode, or V[2]

 

 

 

 

video pixel input for YUV 4:2:2

 

 

 

 

mode.

 

B47

 

 

16-bit B[1] video pixel input for

No pulling

 

 

 

RGB 5:6:5 mode, U[1] video pixel

 

 

ZV1

I

input for YUV 4:2:2 mode, or V[1]

 

 

 

 

video pixel input for YUV 4:2:2

 

 

 

 

mode.

 

A47

 

 

16-bit B[0] video pixel input for

No pulling

 

 

 

RGB 5:6:5 mode, U[0] video pixel

 

 

ZV0

I

input for YUV 4:2:2 mode, or V[0]

 

 

 

 

video pixel input for YUV 4:2:2

 

 

 

 

mode.

 

B48

SDAZV

IO

TV-in control serial data

Pull high with

 

 

 

input/output (I2C-bus).

4.71Kohm

A48

SCLZV

O

TV-in control serial clock output

Pull high with

 

 

 

(I2C-bus)

4.71Kohm

B49

 

 

Horizontal Sync. A falling or rising

No pulling

 

VPHREF

I

edge on this input indicates the

 

 

end of the current scan line and the

 

 

 

 

 

 

 

 

beginning of the next.

 

A49

GND

P

Ground

-

B50

 

 

Vertical Sync. A rising or falling

No pulling

 

 

 

edge on

 

 

VPVSYNC

I

this input indicates the end of the

 

 

 

 

current capture field and the

 

 

 

 

beginning

 

35

Image 35
Contents Advantech Risc SOM-A2552 Series Module User’s ManualAcknowledgements CopyrightRevision History Version Date Reason SOM-A2552 series Design highlight SOM-A2552 series Architecture 1.1 IntroductionSOM-A200 architecture SOM-A2552 benefit Software Development Tools Testing SetSOM-A2552 series design-in package SOM-A255x series support CD includesLCD-A104-TTS1-0 Optional item Risc CE-BuilderLCD-A057-STQ1-0 Optional item LCD-A064-TTV1-0 Optional itemSOM-A2552 Block diagram System Memory SoC Intel XScale PXA255 introductionEnhance Graphic Chip SMI SM501 introduction Cpld System SpecificationsAudio Codec Mechanical Specification Input DC Operating Conditions Power System RequirementPower Consumption Symbol Description Min Typ MaxAssignments and Descriptions Connector LocationsX1 AMI bus CSB Mating Connector table VendorX2 SODIMM-200 connector X3 Feature Extension connectorPin type Pin DefinitionSODIMM-200 Pin Out Table JP1 PXA255 Jtag pin headerSASKTA4 SASKTA9SASKTA6 SASKTA7SASKT1RDY AC97LINEINMicin SASKT1VCCBatvcc SASKT0VCCPwren Smbusdat NDCINSysvcc SYSVCC3P3UART2RTS UsbcpBuzzerout USBLINK5VUART3CTS UART2CTSUART3TXD UART2DTRUART5RXD VbkenaUSBN1 USBP1Flmvsync VconrcsCrtvsync CrtsdaLphsync ADDR12 ADDR15ADDR14 ADDR13Bufsdclk BUFDQM0BUFDQM2 BUFDQM3DATA0 ADDR19ADDR21 ADDR23LAN1IRQ KeypadirqPXAGP7 EvairqPXAGP84 PXAGP81PXAGP82 PXAGP83DMAACK1 DMAREQ1Mbreq A50 3M6864 Model Default stateB50 MbgntA20 A18ZV8 MMDAT3MMDAT0 ZV9ZV3 ZV6ZV5 ZV4Vpclk System Bus2 COM A507 SD/MMC USB 1.1 HostUSB 1.1 client 5 T/SCRT-out Buzzer Control Interface System Reset InterfaceZoom Video ZV port PCI I/F Thru Power-inputBack-up power input System Management Bus SM Bus interface