Advantech SOM-A2552 manual Ndcin, Sysvcc, SYSVCC3P3, Smbusdat

Page 20

Your ePlatform Partner

User’s Manual for Advantech SOM-A2552 series module V1.00

 

 

 

pole input pin.

 

90

nRESET

I

System hardware reset input pin.

Pull high with

 

 

 

Falling edge triggered. Hard reset.

10Kohm

 

 

 

(input) Level sensitive input used

 

 

 

 

to start the processor from a known

 

 

 

 

address. Assertion causes the

 

 

 

 

current instruction to terminate

 

 

 

 

abnormally and causes a reset.

 

 

 

 

When nRESET is driven high, the

 

 

 

 

processor starts execution from

 

 

 

 

address 0. nRESET must remain

 

 

 

 

low until the power supply is stable

 

 

 

 

and the internal 3.6864 MHz

 

 

 

 

oscillator has stabilized.

 

91

nDC_IN

I

System DC input indicator pin.

Pull low with

 

 

 

When the pin is low, it means

1Kohm

 

 

 

system is powered by external DC

 

 

 

 

power source. If user target device

 

 

 

 

is not power by battery, use could

 

 

 

 

use this pin as GPIO. The pin

 

 

 

 

connects to SoC PXA255 GPIO16.

 

92

SYS_VCC

P

SOM system DC power 5V input

-

 

 

 

pin. SYS_VCC should always be

 

 

 

 

powered by DC 5V even in sleep

 

 

 

 

mode.

 

 

93

SYS_VCC3P3

P

SOM system DC power 3.3V input

-

 

 

 

pin. SYS_VCC should always be

 

 

 

 

powered by DC 3.3V even in sleep

 

 

 

 

mode.

 

 

94

SYS_VCC

P

SOM system DC power 5V input

-

 

 

 

pin. SYS_VCC should always be

 

 

 

 

powered by DC 5V even in sleep

 

 

 

 

mode.

 

 

95

SYS_VCC3P3

P

SOM system DC power 3.3V input

-

 

 

 

pin. SYS_VCC should always be

 

 

 

 

powered by DC 3.3V even in sleep

 

 

 

 

mode.

 

 

96

SMBUS_CLK

IO

System

Management Bus clock

Pull high with

 

 

 

pin. The

pin is implemented by

4.7Kohm

 

 

 

SoC PXA255 I2C bus.

 

97

SYS_VCC3P3

P

SOM system DC power 3.3V input

-

 

 

 

pin. SYS_VCC should always be

 

 

 

 

powered by DC 3.3V even in sleep

 

 

 

 

mode.

 

 

98

SMBUS_DAT

IO

System Management Bus data pin.

Pull high with

 

 

 

The pin is implemented by SoC

4.7Kohm

 

 

 

PXA255 I2C bus.

 

99

SYS_VCC3P3

P

SOM system DC power 3.3V input

-

 

 

 

pin. SYS_VCC should always be

 

 

 

 

powered by DC 3.3V even in sleep

 

20

Image 20
Contents User’s Manual Advantech Risc SOM-A2552 Series ModuleCopyright AcknowledgementsRevision History Version Date Reason SOM-A2552 series Design highlight SOM-A2552 series Architecture 1.1 IntroductionSOM-A200 architecture SOM-A2552 benefit Testing Set SOM-A2552 series design-in packageSOM-A255x series support CD includes Software Development ToolsRisc CE-Builder LCD-A057-STQ1-0 Optional itemLCD-A064-TTV1-0 Optional item LCD-A104-TTS1-0 Optional itemSOM-A2552 Block diagram System Memory SoC Intel XScale PXA255 introductionEnhance Graphic Chip SMI SM501 introduction System Specifications CpldAudio Codec Mechanical Specification Power System Requirement Power ConsumptionSymbol Description Min Typ Max Input DC Operating ConditionsConnector Locations Assignments and DescriptionsCSB Mating Connector table Vendor X2 SODIMM-200 connectorX3 Feature Extension connector X1 AMI busPin Definition SODIMM-200 Pin Out TableJP1 PXA255 Jtag pin header Pin typeSASKTA9 SASKTA6SASKTA7 SASKTA4AC97LINEIN MicinSASKT1VCC SASKT1RDYBatvcc SASKT0VCCPwren NDCIN SysvccSYSVCC3P3 SmbusdatUsbcp BuzzeroutUSBLINK5V UART2RTSUART2CTS UART3TXDUART2DTR UART3CTSVbkena USBN1USBP1 UART5RXDVconrcs CrtvsyncCrtsda FlmvsyncLphsync ADDR15 ADDR14ADDR13 ADDR12BUFDQM0 BUFDQM2BUFDQM3 BufsdclkADDR19 ADDR21ADDR23 DATA0Keypadirq PXAGP7Evairq LAN1IRQPXAGP81 PXAGP82PXAGP83 PXAGP84DMAACK1 DMAREQ1Mbreq Model Default state B50Mbgnt A50 3M6864A18 A20MMDAT3 MMDAT0ZV9 ZV8ZV6 ZV5ZV4 ZV3System Bus 2 COMA50 VpclkUSB 1.1 Host USB 1.1 client5 T/S 7 SD/MMCCRT-out Buzzer Control Interface System Reset InterfaceZoom Video ZV port Power-input Back-up power inputSystem Management Bus SM Bus interface PCI I/F Thru