Xilinx PCI v3.0 manual Installing and Licensing the Core, System Requirements, Installing the Core

Page 13

R

Chapter 2

Installing and Licensing the Core

This chapter provides instructions for installing and obtaining a license for the PCI interface core, which you must do before using it in your designs. The PCI core is provided under the terms of the Xilinx LogiCORE Site License Agreement or the Xilinx LogiCORE Project License Agreement, which conform to the terms of the SignOnce IP License/Project standard defined by the Common License Consortium. Purchase of the PCI core entitles you to technical support and access to updates for a period of one year.

Important note: Please visit the PCI/PCI-X lounge frequently to make sure that you are using the latest version of the core. You can always download the most up-to-date version of the core from the product lounge.

System Requirements

Windows

•Windows® 2000 Professional (Service Pack 2-4)

•Windows XP Home (Service Pack 1); Windows XP Professional (Service Pack 1)

Solaris/Linux

•Sun Solaris™ 8/9

•Red Hat® Enterprise Linux 3.0 (32-bit and 64-bit)

Software

•ISE 7.1i or higher (Service Pack 4)

Note: If necessary, ISE 7.1i Service Packs can be downloaded from

http://www.xilinx.com/xlnx/xil_sw_updates_home.jsp?update=ip&software=7.1i

Installing the Core

You can install the PCI core in three ways:

•Using the CORE Generator IP Updates Installer, which displays a list of compatible updates from which you select the desired core or core update

•Performing a manual installation of the appropriate ISE CORE Generator IP Update

•Directly downloading it from the PCI lounge, a secured area of the PCI product page

Note: The first two methods apply to configurations of the core delivered through the CORE Generator. To access the CORE Generator full product license or to download the core directly from the PCI lounge, you must purchase the core.

PCI v3.0.151 Getting Started Guide

www.xilinx.com

13

UG157 August 31, 2005

Page 12 Page 14
Image 13
Page 12 Page 14
Contents UG157 August 31 LogiCORE PCIVersion Revision PCI v3.0.151 Getting Started Guide UG157 August 31Changes prior to v3.0, refer to v2.2.1 template set PCI v3.0.151 Getting Started Guide Table of Contents Synthesizing a Design About This Guide Guide ContentsConventions Additional ResourcesTypographical Conventions Meaning or Use Example Online DocumentPreface About This Guide About the Example Design Getting StartedAdditional Documentation Feedback Technical SupportPCI Interface Core DocumentInstalling the Core Installing and Licensing the CoreSystem Requirements Manual Installation Core Generator IP Update Core Generator IP Updates InstallerInstalling and Licensing the Core Direct Download of Standalone Core Installing the CoreEvaluation Licensing OptionsFull Direct DownloadInstalling Your License File Installing Your License FileInstalling and Licensing the Core Design Support Family Specific ConsiderationsGuide File 2S200-FG456-6C 33 MHz Pcimlc333s V300E-BG432-6C 66 MHz Pcimlc663d 2VP20-FF1152-6C/I 66 MHz Pcimlc663s 4VSX35-FF668-10C/I 33 MHz Pcimlc333g 2S50-PQ208-5C 33 MHz Pcimlc333s 2S300E-PQ208-6C 33 MHz Pcimlc333s 3S1200E-FG400-4C/I 33 MHz Pcimlc333s 4VSX35-FF668-11C/I 66 MHz Pcimlc663r Guide File Information Components Connections Family Specific ConsiderationsBus Width Detection Device InitializationInput Delay Buffers Datapath Output Clock Enable3Delay Buffer Settings Implementation Delay Setting Input Delay BuffersRegional Clock Usage Regional Clocking Illustration Regional Clock UsageBus Clock Usage Electrical Compliance Electrical ComplianceRegion Generating Bitstreams Generating BitstreamsUG157 August 31 Cadence NC-Verilog Functional SimulationVerilog Model Technology ModelSimFunctional Simulation Model Technology ModelSim VhdlInstall Path/vhdl/example/funcsim Synplicity Synplify Synthesizing a Design6Main Project Window Synthesizing a Design8Files to Add LogiCORE Files Synplicity Synplify10Main Project Window with Source Files 11Options for Implementation Device 12Create a New Project 14Select Files to Add Library 16Project Window with Source Files Exemplar LeonardoSpectrum Exemplar LeonardoSpectrumXilinx XST ISE Foundation Implementing a DesignImplementing a Design Timing Simulation Timing Simulation Install Path/vhdl/example/postsim Timing Simulation

PCI v3.0 specifications

Xilinx PCI Express (PCIe) v3.0 technology represents a significant leap in performance and efficiency for high-speed data transfer applications. As a critical interface standard for connecting peripheral devices to a host system, PCIe v3.0 introduces numerous enhancements that ensure faster data rates, increased bandwidth, and lower latency, meeting the rigorous demands of modern computing environments.

One of the standout features of PCIe v3.0 is its increased data transfer rate, which doubles the bandwidth compared to its predecessor, PCIe v2.0. This version supports a maximum theoretical bandwidth of 8 GT/s (gigatransfers per second) per lane, leading to an aggregate bandwidth of up to 32 GB/s with four lanes operating simultaneously, which is crucial for applications in data-intensive fields such as telecommunications, data centers, and high-performance computing.

Xilinx’s PCIe v3.0 solutions incorporate advanced error-handling mechanisms and improved power management. The technology employs a robust 128/130b encoding scheme that minimizes overhead while ensuring data integrity. Additionally, PCIe v3.0 supports native high-speed signaling, which not only reduces power consumption but also enhances signal quality, leading to greater reliability in data transmission.

The flexibility of Xilinx’s PCIe v3.0 implementation makes it ideal for various applications, including artificial intelligence, machine learning, and video processing, where rapid data throughput is paramount. Moreover, Xilinx provides extensive support through its Vivado Design Suite, enabling developers to easily integrate PCIe functionality into their designs while optimizing performance for specific applications through customizable settings.

Another key characteristic is the backward compatibility with earlier PCIe versions. This ensures that existing hardware can leverage new capabilities without necessitating a complete overhaul of the infrastructure, enhancing investment protection for users. The inclusion of additional features such as enhanced message signaling and the ability to support up to 64 thousand in-flight transactions further boosts the efficiency of data handling in a multi-threaded environment.

In summary, Xilinx PCI Express v3.0 technology is a powerful solution that combines high bandwidth, reduced latency, and enhanced reliability, making it an essential component for advanced computing architectures. Its robust features, coupled with Xilinx’s design tools and support, provide developers with the resources needed to push the boundaries of data transfer capabilities in a growing range of applications.
Top Page Image Contents