Xilinx PCI v3.0 Family Specific Considerations, Guide File Information Components Connections

Page 28

R

Chapter 3: Family Specific Considerations

Wrapper Files

Wrapper files contain an instance of the PCI interface and the instances of all I/O elements used by the PCI interface. Each wrapper file is specific to a particular PCI bus signaling environment.

The wrapper files, located in the <Install Path>/hdl/src/wrap directory, are actually variations of the pcim_lc.hdl file located in the <Install Path>/hdl/src/xpci directory. When starting a new design, copy the appropriate wrapper file from the wrap/ directory into the xpci/ directory, and rename it pcim_lc.hdl.

Constraints Files

The user constraints files contain various constraints required for the PCI interface, and must always be used while processing a design. Each constraints file is specific to a particular device and PCI interface—use the appropriate constraints file from the <Install Path>/hdl/src/ucf directory when processing designs with the Xilinx implementation tools.

Guide Files

The guide files contain routing information required for high-performance versions of the PCI interface. Each guide file is specific to a particular device and PCI interface, and must always be used when required. Guide files are located in the <Install Path>/hdl/src/guide directory. If a guide file is required, use the appropriate guide file from the guide directory when processing designs with the Xilinx implementation tools.

Table 3-2specifies how many guided components and guided connections are included in each guide file. See this table after implementation to verify your results.

The example design requires the presence of the default pcim_lc.hdl wrapper file in the xpci/ directory. If you change this file, you must also change the constraints and guide files used in the processing scripts.

 

Table 3-2:Guide File Information

 

 

 

 

 

 

 

Guide File

Components

Connections

 

 

 

 

 

2s150fg456_64_66.ncd

150

134

 

 

 

 

 

2s200fg456_64_66.ncd

150

134

 

 

 

 

 

2s300efg456_64_66.ncd

214

134

 

 

 

 

 

v300bg432_64_66.ncd

214

134

 

 

 

 

 

v300ebg432_64_66.ncd

214

134

 

 

 

 

 

v1000fg680_64_66.ncd

214

134

 

 

 

 

 

v1000efg680_64_66.ncd

214

134

 

 

 

 

 

2v1000fg456_64_66.ncd

150

240

 

 

 

 

 

2vp7ff672_64_66.ncd

153

246

 

 

 

 

 

2vp20ff1152_64_66.ncd

153

246

 

 

 

 

 

2vp30ff1152_64_66.ncd

153

246

 

 

 

 

 

 

 

 

28

www.xilinx.com

PCI v3.0.151 Getting Started Guide

 

 

 

UG157 August 31, 2005

Page 27 Page 29
Image 28
Page 27 Page 29
Contents LogiCORE PCI UG157 August 31PCI v3.0.151 Getting Started Guide UG157 August 31 Version RevisionChanges prior to v3.0, refer to v2.2.1 template set PCI v3.0.151 Getting Started Guide Table of Contents Synthesizing a Design Guide Contents About This GuideConventions Additional ResourcesTypographical Online Document Conventions Meaning or Use ExamplePreface About This Guide About the Example Design Getting StartedAdditional Documentation Technical Support FeedbackPCI Interface Core DocumentInstalling the Core Installing and Licensing the CoreSystem Requirements Manual Installation Core Generator IP Update Core Generator IP Updates InstallerInstalling and Licensing the Core Installing the Core Direct Download of Standalone CoreLicensing Options EvaluationFull Direct DownloadInstalling Your License File Installing Your License FileInstalling and Licensing the Core Design Support Family Specific ConsiderationsGuide File 2S200-FG456-6C 33 MHz Pcimlc333s V300E-BG432-6C 66 MHz Pcimlc663d 2VP20-FF1152-6C/I 66 MHz Pcimlc663s 4VSX35-FF668-10C/I 33 MHz Pcimlc333g 2S50-PQ208-5C 33 MHz Pcimlc333s 2S300E-PQ208-6C 33 MHz Pcimlc333s 3S1200E-FG400-4C/I 33 MHz Pcimlc333s 4VSX35-FF668-11C/I 66 MHz Pcimlc663r Family Specific Considerations Guide File Information Components ConnectionsDevice Initialization Bus Width DetectionDatapath Output Clock Enable Input Delay BuffersInput Delay Buffers 3Delay Buffer Settings Implementation Delay SettingRegional Clock Usage Regional Clock Usage Regional Clocking IllustrationBus Clock Usage Electrical Compliance Electrical ComplianceRegion Generating Bitstreams Generating BitstreamsUG157 August 31 Functional Simulation Cadence NC-VerilogVerilog Model Technology ModelSimFunctional Simulation Vhdl Model Technology ModelSimInstall Path/vhdl/example/funcsim Synthesizing a Design Synplicity SynplifySynthesizing a Design 6Main Project WindowSynplicity Synplify 8Files to Add LogiCORE Files10Main Project Window with Source Files 11Options for Implementation Device 12Create a New Project 14Select Files to Add Library 16Project Window with Source Files Exemplar LeonardoSpectrum Exemplar LeonardoSpectrumXilinx XST Implementing a Design ISE FoundationImplementing a Design Timing Simulation Timing Simulation Install Path/vhdl/example/postsim Timing Simulation

PCI v3.0 specifications

Xilinx PCI Express (PCIe) v3.0 technology represents a significant leap in performance and efficiency for high-speed data transfer applications. As a critical interface standard for connecting peripheral devices to a host system, PCIe v3.0 introduces numerous enhancements that ensure faster data rates, increased bandwidth, and lower latency, meeting the rigorous demands of modern computing environments.

One of the standout features of PCIe v3.0 is its increased data transfer rate, which doubles the bandwidth compared to its predecessor, PCIe v2.0. This version supports a maximum theoretical bandwidth of 8 GT/s (gigatransfers per second) per lane, leading to an aggregate bandwidth of up to 32 GB/s with four lanes operating simultaneously, which is crucial for applications in data-intensive fields such as telecommunications, data centers, and high-performance computing.

Xilinx’s PCIe v3.0 solutions incorporate advanced error-handling mechanisms and improved power management. The technology employs a robust 128/130b encoding scheme that minimizes overhead while ensuring data integrity. Additionally, PCIe v3.0 supports native high-speed signaling, which not only reduces power consumption but also enhances signal quality, leading to greater reliability in data transmission.

The flexibility of Xilinx’s PCIe v3.0 implementation makes it ideal for various applications, including artificial intelligence, machine learning, and video processing, where rapid data throughput is paramount. Moreover, Xilinx provides extensive support through its Vivado Design Suite, enabling developers to easily integrate PCIe functionality into their designs while optimizing performance for specific applications through customizable settings.

Another key characteristic is the backward compatibility with earlier PCIe versions. This ensures that existing hardware can leverage new capabilities without necessitating a complete overhaul of the infrastructure, enhancing investment protection for users. The inclusion of additional features such as enhanced message signaling and the ability to support up to 64 thousand in-flight transactions further boosts the efficiency of data handling in a multi-threaded environment.

In summary, Xilinx PCI Express v3.0 technology is a powerful solution that combines high bandwidth, reduced latency, and enhanced reliability, making it an essential component for advanced computing architectures. Its robust features, coupled with Xilinx’s design tools and support, provide developers with the resources needed to push the boundaries of data transfer capabilities in a growing range of applications.
Top Page Image Contents