Xilinx PCI v3.0 manual Model Technology ModelSim, Timing Simulation

Page 56

R

Chapter 7: Timing Simulation

NC-Verilog processes the simulation files and exits. The testbench prints status messages to the console. After the simulation completes, view the ncverilog.log file to check for errors.

The Simvision browser may be used to view the simulation results. Simvision is started with the following command:

simvision

Model Technology ModelSim

Before attempting timing simulation, ensure that the ModelSim environment is properly configured for use. In addition, you must have successfully completed the implementation phase using the Xilinx tools.

Verilog

1.Move into the timing simulation directory and copy the back-annotated timing models from the implementation directory:

cd <Install Path>/verilog/example/post_sim cp ../xilinx/pcim_top_routed.v .

cp ../xilinx/pcim_top_routed.sdf .

2.Edit the ping_tb.f file. This file lists command line arguments, and is shown below:

../source/ping_tb.v

../source/stimulus.v

../source/busrecord.v

../source/dumb_arbiter.v

../source/dumb_targ32.v

../source/dumb_targ64.v

../source/glbl.v

./pcim_top_routed.v +libext+.vmd+.v

-y <Xilinx Install Path>/verilog/src/simprims

3.Modify the library search path by changing <Xilinx Install Path> to match the Xilinx installation directory. Save the file.

4.Invoke ModelSim, and make sure that the current directory is set to:

<Install Path>/verilog/example/post_sim

5.Type the following to run the simulation: do modelsim.do

This compiles all modules, loads them into the simulator, displays the waveform viewer, and runs the simulation.

VHDL

1.Navigate to the timing simulation directory and copy the back-annotated timing models from the implementation directory:

cd <Install Path>/vhdl/example/post_sim

cp ../xilinx/pcim_top_routed.vhd .

56

www.xilinx.com

PCI v3.0.151 Getting Started Guide

 

 

UG157 August 31, 2005

Page 55 Page 57
Image 56
Page 55 Page 57
Contents LogiCORE PCI UG157 August 31PCI v3.0.151 Getting Started Guide UG157 August 31 Version RevisionChanges prior to v3.0, refer to v2.2.1 template set PCI v3.0.151 Getting Started Guide Table of Contents Synthesizing a Design Guide Contents About This GuideTypographical Additional ResourcesConventions Online Document Conventions Meaning or Use ExamplePreface About This Guide Additional Documentation Getting StartedAbout the Example Design Technical Support FeedbackPCI Interface Core DocumentSystem Requirements Installing and Licensing the CoreInstalling the Core Installing and Licensing the Core Core Generator IP Updates InstallerManual Installation Core Generator IP Update Installing the Core Direct Download of Standalone CoreLicensing Options EvaluationFull Direct DownloadInstalling Your License File Installing Your License FileInstalling and Licensing the Core Guide File Family Specific ConsiderationsDesign Support 2S200-FG456-6C 33 MHz Pcimlc333s V300E-BG432-6C 66 MHz Pcimlc663d 2VP20-FF1152-6C/I 66 MHz Pcimlc663s 4VSX35-FF668-10C/I 33 MHz Pcimlc333g 2S50-PQ208-5C 33 MHz Pcimlc333s 2S300E-PQ208-6C 33 MHz Pcimlc333s 3S1200E-FG400-4C/I 33 MHz Pcimlc333s 4VSX35-FF668-11C/I 66 MHz Pcimlc663r Family Specific Considerations Guide File Information Components ConnectionsDevice Initialization Bus Width DetectionDatapath Output Clock Enable Input Delay BuffersInput Delay Buffers 3Delay Buffer Settings Implementation Delay SettingRegional Clock Usage Regional Clock Usage Regional Clocking IllustrationBus Clock Usage Electrical Compliance Electrical ComplianceRegion Generating Bitstreams Generating BitstreamsUG157 August 31 Functional Simulation Cadence NC-VerilogFunctional Simulation Model Technology ModelSimVerilog Vhdl Model Technology ModelSimInstall Path/vhdl/example/funcsim Synthesizing a Design Synplicity SynplifySynthesizing a Design 6Main Project WindowSynplicity Synplify 8Files to Add LogiCORE Files10Main Project Window with Source Files 11Options for Implementation Device 12Create a New Project 14Select Files to Add Library 16Project Window with Source Files Exemplar LeonardoSpectrum Exemplar LeonardoSpectrumXilinx XST Implementing a Design ISE FoundationImplementing a Design Timing Simulation Timing Simulation Install Path/vhdl/example/postsim Timing Simulation

PCI v3.0 specifications

Xilinx PCI Express (PCIe) v3.0 technology represents a significant leap in performance and efficiency for high-speed data transfer applications. As a critical interface standard for connecting peripheral devices to a host system, PCIe v3.0 introduces numerous enhancements that ensure faster data rates, increased bandwidth, and lower latency, meeting the rigorous demands of modern computing environments.

One of the standout features of PCIe v3.0 is its increased data transfer rate, which doubles the bandwidth compared to its predecessor, PCIe v2.0. This version supports a maximum theoretical bandwidth of 8 GT/s (gigatransfers per second) per lane, leading to an aggregate bandwidth of up to 32 GB/s with four lanes operating simultaneously, which is crucial for applications in data-intensive fields such as telecommunications, data centers, and high-performance computing.

Xilinx’s PCIe v3.0 solutions incorporate advanced error-handling mechanisms and improved power management. The technology employs a robust 128/130b encoding scheme that minimizes overhead while ensuring data integrity. Additionally, PCIe v3.0 supports native high-speed signaling, which not only reduces power consumption but also enhances signal quality, leading to greater reliability in data transmission.

The flexibility of Xilinx’s PCIe v3.0 implementation makes it ideal for various applications, including artificial intelligence, machine learning, and video processing, where rapid data throughput is paramount. Moreover, Xilinx provides extensive support through its Vivado Design Suite, enabling developers to easily integrate PCIe functionality into their designs while optimizing performance for specific applications through customizable settings.

Another key characteristic is the backward compatibility with earlier PCIe versions. This ensures that existing hardware can leverage new capabilities without necessitating a complete overhaul of the infrastructure, enhancing investment protection for users. The inclusion of additional features such as enhanced message signaling and the ability to support up to 64 thousand in-flight transactions further boosts the efficiency of data handling in a multi-threaded environment.

In summary, Xilinx PCI Express v3.0 technology is a powerful solution that combines high bandwidth, reduced latency, and enhanced reliability, making it an essential component for advanced computing architectures. Its robust features, coupled with Xilinx’s design tools and support, provide developers with the resources needed to push the boundaries of data transfer capabilities in a growing range of applications.
Top Page Image Contents