Xilinx PCI v3.0 manual Direct Download of Standalone Core, Installing the Core

Page 15

Installing the Core

R

the location of the Xilinx installation. Note that you may need system administrator privileges to install the update.

6.Confirm the directory structure in one of the following ways:

•For Windows:

<Xilinx_root_directory>\coregen\ip\xilinx\network_ip1_h\com\xilinx \ip\pci64_v30151

•For UNIX:

<Xilinx_root_directory>/coregen/ip/xilinx/network_ip1_h/com/xilinx /ip/pci64_v30151

If you do not see this directory structure, recheck the directory to which you extracted the archive and try again.

7.Restart the CORE Generator. During start-up, the CORE Generator automatically detects new versions of IP available in your installation and lets you specify which IP customizers (cores) will be visible in your current CORE Generator project.

8.Choose one of the following options:

•Display only the latest versions for all cores in the catalog

•Update the catalog view to add only new cores to the display

•Make a Custom selection of visible cores in your current project

9.Determine if the installation was successful by verifying that the new cores are visible in the CORE Generator GUI.

10.If the new cores aren’t visible, return to Step 6 to verify the directory structure. If the directory structure is incorrect, return Step 4 to verify that the directory was extracted to the correct location.

For additional assistance installing the IP Update, contact the Xilinx Hotline.

Direct Download of Standalone Core

The PCI core can be downloaded from the Xilinx website and used outside of the CORE Generator by downloading a .zip file containing the core and other necessary supporting files. Note that you must purchase the core to use this option.

1.After purchase, you will receive a letter containing a serial number, which is used to register for access to the lounge, a secured area of the PCI product page. Go to http://www.xilinx.com/products/logicore/lounge/lounge.htm and choose the appropriate link to gain access to the core you purchased.

2.From the core’s product page, click Register to register and request access to the lounge. Xilinx will review your access request and typically grants access to the lounge in 48 hours. (Contact Xilinx Customer Service if you need faster turnaround.)

3.After you receive confirmation of lounge access, click Access Lounge from the appropriate PCI product page and log in.

This page lists the current build of the core as well as previous builds. For new designs or to update an existing design, select the current version of the core.

4.From the table, select the desired version. A page specific to the version appears.

5.Click the link to the .zip file to download it. After saving the .zip file, unzip it to the desired location on your system.

6.If desired, customize the core settings by following the instructions in Chapter 5, “Customizing the PCI Interface” of the PCI v3.0 User Guide.

PCI v3.0.151 Getting Started Guide

www.xilinx.com

15

UG157 August 31, 2005

Page 14 Page 16
Image 15
Page 14 Page 16
Contents UG157 August 31 LogiCORE PCIVersion Revision PCI v3.0.151 Getting Started Guide UG157 August 31Changes prior to v3.0, refer to v2.2.1 template set PCI v3.0.151 Getting Started Guide Table of Contents Synthesizing a Design About This Guide Guide ContentsAdditional Resources ConventionsTypographical Conventions Meaning or Use Example Online DocumentPreface About This Guide Getting Started About the Example DesignAdditional Documentation Document Technical SupportFeedback PCI Interface CoreInstalling and Licensing the Core Installing the CoreSystem Requirements Core Generator IP Updates Installer Manual Installation Core Generator IP UpdateInstalling and Licensing the Core Direct Download of Standalone Core Installing the CoreDirect Download Licensing OptionsEvaluation FullInstalling Your License File Installing Your License FileInstalling and Licensing the Core Family Specific Considerations Design SupportGuide File 2S200-FG456-6C 33 MHz Pcimlc333s V300E-BG432-6C 66 MHz Pcimlc663d 2VP20-FF1152-6C/I 66 MHz Pcimlc663s 4VSX35-FF668-10C/I 33 MHz Pcimlc333g 2S50-PQ208-5C 33 MHz Pcimlc333s 2S300E-PQ208-6C 33 MHz Pcimlc333s 3S1200E-FG400-4C/I 33 MHz Pcimlc333s 4VSX35-FF668-11C/I 66 MHz Pcimlc663r Guide File Information Components Connections Family Specific ConsiderationsBus Width Detection Device InitializationInput Delay Buffers Datapath Output Clock Enable3Delay Buffer Settings Implementation Delay Setting Input Delay BuffersRegional Clock Usage Regional Clocking Illustration Regional Clock UsageBus Clock Usage Electrical Compliance Electrical ComplianceRegion Generating Bitstreams Generating BitstreamsUG157 August 31 Cadence NC-Verilog Functional SimulationModel Technology ModelSim VerilogFunctional Simulation Model Technology ModelSim VhdlInstall Path/vhdl/example/funcsim Synplicity Synplify Synthesizing a Design6Main Project Window Synthesizing a Design8Files to Add LogiCORE Files Synplicity Synplify10Main Project Window with Source Files 11Options for Implementation Device 12Create a New Project 14Select Files to Add Library 16Project Window with Source Files Exemplar LeonardoSpectrum Exemplar LeonardoSpectrumXilinx XST ISE Foundation Implementing a DesignImplementing a Design Timing Simulation Timing Simulation Install Path/vhdl/example/postsim Timing Simulation

PCI v3.0 specifications

Xilinx PCI Express (PCIe) v3.0 technology represents a significant leap in performance and efficiency for high-speed data transfer applications. As a critical interface standard for connecting peripheral devices to a host system, PCIe v3.0 introduces numerous enhancements that ensure faster data rates, increased bandwidth, and lower latency, meeting the rigorous demands of modern computing environments.

One of the standout features of PCIe v3.0 is its increased data transfer rate, which doubles the bandwidth compared to its predecessor, PCIe v2.0. This version supports a maximum theoretical bandwidth of 8 GT/s (gigatransfers per second) per lane, leading to an aggregate bandwidth of up to 32 GB/s with four lanes operating simultaneously, which is crucial for applications in data-intensive fields such as telecommunications, data centers, and high-performance computing.

Xilinx’s PCIe v3.0 solutions incorporate advanced error-handling mechanisms and improved power management. The technology employs a robust 128/130b encoding scheme that minimizes overhead while ensuring data integrity. Additionally, PCIe v3.0 supports native high-speed signaling, which not only reduces power consumption but also enhances signal quality, leading to greater reliability in data transmission.

The flexibility of Xilinx’s PCIe v3.0 implementation makes it ideal for various applications, including artificial intelligence, machine learning, and video processing, where rapid data throughput is paramount. Moreover, Xilinx provides extensive support through its Vivado Design Suite, enabling developers to easily integrate PCIe functionality into their designs while optimizing performance for specific applications through customizable settings.

Another key characteristic is the backward compatibility with earlier PCIe versions. This ensures that existing hardware can leverage new capabilities without necessitating a complete overhaul of the infrastructure, enhancing investment protection for users. The inclusion of additional features such as enhanced message signaling and the ability to support up to 64 thousand in-flight transactions further boosts the efficiency of data handling in a multi-threaded environment.

In summary, Xilinx PCI Express v3.0 technology is a powerful solution that combines high bandwidth, reduced latency, and enhanced reliability, making it an essential component for advanced computing architectures. Its robust features, coupled with Xilinx’s design tools and support, provide developers with the resources needed to push the boundaries of data transfer capabilities in a growing range of applications.
Top Page Image Contents