Honeywell Mark III manual Mechanical Design, Interconnect CCA

Page 47

5 HARDWARE DESCRIPTION

5.1 Mechanical Design

The MARK III is a modular design that consists of a number of circuit card assemblies (CCAs) which are enclosed in a lightweight aluminum chassis. The internal interconnect between circuit card assemblies consists of a combination of highly reliable card-to-card connections and aerospace quality ribbon cables. The rear interconnect circuit card assembly provides most of the connections between CCAs.

The MARK III is designed so that it may be repaired and trouble-shot at the end-item level without expensive CCA level test equipment. The design is modular so that any CCA may be replaced with minimal effort. The MARK III consists of four CCAs with growth for two additional CCAs. These CCAs are described in the following sections. Figure 31 illustrates the top view of the Mark III CMU.

PROCESSOR CCA

INPUT/OUTPUT CCA

POWER SUPPLY

GROWTH CCA #1

GROWTH CCA #2

ARINC 600

INTERCONNECT CCA

Figure 31 MARK III Top View

5.1.1 Interconnect CCA

The A1 Interconnect circuit card assembly provides interconnect between connector, the Processor CCA, Power Supply CCA and Input/Output CCA. features:

the unit's rear ARINC 600 The CCA has the following

Signals are routed in a multi-layer PWB that is designed to reduce emissions and RF Susceptibility.

The circuit card assembly contains lightning suppression circuitry that meets the latest requirements of DO- 160D. ARINC 600 connector pins are replaceable on an individual pin basis (front removable).

The interconnection of plug-in CCAs is done by PCI Bus-Based connectors.

HONEYWELL Aerospace Electronic Systems

Page 47

Use or disclosure of information on this page is subject to the restrictions on the title page of this document.

Image 47
Contents Honeywell Aerospace Electronic Systems Honeywell Aerospace Electronic Systems Mark III CMU Overview IntroductionDatalink Capability for Today and Tomorrow Honeywell Datalink Experience, Products, and Services Page Arinc Hardware OverviewInterface Baseline Specificati Growth System InterfacesMark III CMU Interfaces Device ArincArinc 750 VHF Data Radio VDR Subnetwork InterfacesArinc VDR SDU Hfdr CMUUHF Flight Deck Devices InterfacesMcdu Midu CDU Control and Display Unit CDUAircraft Condition Monitoring System Acms LRU InterfacesFlight Management Computer FMC Performance Computer PZOther Interfaces Oooi Software OverviewMIL-STD-1553B PcmciaVIA CMFDatabase Design CMU AOC HGI AMI Fidb GbstCertification AOA VDLM2 Baseline FunctionalityUplink Processing OperationsWorld Regions Downlink ProcessingBite System PagesDMT and DLT Data Loading VDL ModeGrowth Functionality APMWeather Graphics Pcmcia Data LoadingArinc 761 Satcom Mil-STDRRI Encryption/AuthenticationATN Page Fidb DatabasesFidb Architecture GbstFidb HGI AMI Main Menu MenusMain Menu CDU Main Menu Supporting Regional / Business Jet CDUs ATS Menu System Menu Clearance Uplink UplinksClearance Message Elements Clearance Message References Reject Reasons Reject Reasons Values Diversion Report Downlink DownlinksDiversion Reasons Divert Message Elements Logic Units Print DefinitionOooi Logic Unit Preferred Channel Management Regions US Map Areas Interconnect CCA Mechanical DesignInput/Output CCA Power Supply CCAProcessor CCA Detailed Interface Definition Spare CCAs GrowthADL McduPrntr CMCSEL CMU SDI PGM VHF PGMOooi VOICE/DATA MONCooling Requirements Mechanical Packaging Unit WeightUnit Connectors and Mounts Unit SizeEnvironmental Specifications Fluids Susceptibility DO-160D Section Power Input DO-160D SectionInduced Signal Susceptibility DO-160D Section Waterproofness DO-160D Section2 28 Vdc Input Power Requirements Power Requirements1 115 Vac Input Power Requirements Power Interrupt Requirements 3 28 Vdc Backup Input Power RequirementsTechnical Summary