Honeywell Mark III manual Processor CCA, Power Supply CCA, Input/Output CCA

Page 48

5.1.2 Processor CCA

The processor circuit card assembly contains the MARK III core microprocessor, supporting logic circuits, and memory devices. Significant features of the A2 CCA are as follows:

Pentium Microprocessor

Timers

Heartbeat monitor contained in Field Programmable Gate Array (FPGA)

32 Megabytes DRAM

32 Megabytes Flash EPROM

128 Kilobytes EEPROM maintenance memory

512 Kilobytes battery-backed RAM

BITE LED drivers

PCMCIA receptacle

Portable Data Loader Connector and Data Loader circuitry

Local Power Circuitry

BITE Circuitry

Analog Discrete Inputs

PCI BUS-based Connector

5.1.3 Power Supply CCA

The Power Supply circuit card assembly provides the power conversion for the LRU. Significant features of the A4 CCA are:

Off-line conversion from either 115 Vrms, 400 Hertz aircraft power, or +28 Vdc aircraft power.

Meets conducted emissions requirements of DO-160D.

Capable of working though a 200 milli-second power interrupt.

Outputs: 3.3 Vdc, +5 Vdc, -5 Vdc, +15 Vdc, -15 Vdc.

Total maximum power capacity: 100 watts (consumption < 40 watts in Mark III configuration).

BITE Circuitry.

PCI BUS-based Connector.

5.1.4 Input/Output CCA

The significant features of the Input/Output CCA are:

Two MPC-860 Power PC Microprocessors

Two ARINC 429 16 Channel Transmitter and 32 Channel Receiver ASIC and associated buffer circuitry to support 12 outputs and 48 inputs

DSP implementing ARINC 716 VHF Modem

DSP implementing UHF Modem

32 Megabytes DRAM

16 Megabytes Flash EPROM

Four 10-based T Ethernet Controllers and associated circuitry

RS-422 Circuitry for 3 bi-directional ports.

RS-232 Communication Port

MIL-STD-1553B Data Bus Interface (military version only)

12-bit A/D converter for internal analog monitors

Program pin buffers

Failure lamp output discrete buffers

Built-In Test Equipment (BITE)

HONEYWELL Aerospace Electronic Systems

Page 48

Use or disclosure of information on this page is subject to the restrictions on the title page of this document.

Image 48
Contents Honeywell Aerospace Electronic Systems Honeywell Aerospace Electronic Systems Introduction Mark III CMU OverviewDatalink Capability for Today and Tomorrow Honeywell Datalink Experience, Products, and Services Page Hardware Overview ArincSystem Interfaces Mark III CMU Interfaces DeviceArinc Interface Baseline Specificati GrowthSubnetwork Interfaces Arinc VDR SDU HfdrCMU Arinc 750 VHF Data Radio VDRFlight Deck Devices Interfaces UHFControl and Display Unit CDU Mcdu Midu CDULRU Interfaces Flight Management Computer FMCPerformance Computer PZ Aircraft Condition Monitoring System AcmsOther Interfaces Software Overview MIL-STD-1553BPcmcia OooiCMF VIACMU AOC HGI AMI Fidb Gbst Database DesignCertification Baseline Functionality AOA VDLM2Operations Uplink ProcessingDownlink Processing World RegionsSystem Pages DMT and DLTBite VDL Mode Growth FunctionalityAPM Data LoadingPcmcia Data Loading Arinc 761 SatcomMil-STD Weather GraphicsEncryption/Authentication ATNRRI Page Databases FidbGbst Fidb ArchitectureFidb HGI AMI Menus Main MenuMain Menu CDU Main Menu Supporting Regional / Business Jet CDUs ATS Menu System Menu Uplinks Clearance UplinkClearance Message Elements Clearance Message References Reject Reasons Reject Reasons Values Downlinks Diversion Report DownlinkDiversion Reasons Divert Message Elements Print Definition Logic UnitsPreferred Channel Management Oooi Logic UnitRegions US Map Areas Mechanical Design Interconnect CCAPower Supply CCA Processor CCAInput/Output CCA Spare CCAs Growth Detailed Interface DefinitionMcdu PrntrCMC ADLSDI PGM VHF PGM OooiVOICE/DATA MON SEL CMUMechanical Packaging Unit Weight Unit Connectors and MountsUnit Size Cooling RequirementsEnvironmental Specifications Power Input DO-160D Section Induced Signal Susceptibility DO-160D SectionWaterproofness DO-160D Section Fluids Susceptibility DO-160D SectionPower Requirements 1 115 Vac Input Power Requirements2 28 Vdc Input Power Requirements 3 28 Vdc Backup Input Power Requirements Power Interrupt RequirementsTechnical Summary