Texas Instruments TVP5147M1PFP manual 1. Terminal Functions, Terminal Description Name Number

Page 14

Introduction

1.7Terminal Functions

 

 

 

Table 1−1. Terminal Functions

TERMINAL

I/O

DESCRIPTION

NAME

NUMBER

 

 

 

 

 

 

Analog Video

 

 

 

 

 

 

 

VI_1_A

80

I/O

VI_1_A: Analog video input for CVBS/Pb/C or analog video output (see Section 2.11.59)

VI_1_B

1

I

VI_1_x: Analog video input for CVBS/Pb/C

VI_1_C

2

I

VI_2_x: Analog video input for CVBS/Y

VI_2_A

7

I

VI_3_x: Analog video input for CVBS/Pr/C

VI_2_B

8

I

VI_4_A: Analog video input for CVBS/Y

VI_2_C

9

I

Up to 10 composite, 4 S-video, and 2 composite or 3 component video inputs (or a combination thereof)

VI_3_A

16

I

can be supported.

VI_3_B

17

I

The inputs must be ac-coupled. The recommended coupling capacitor is 0.1 ∝F.

VI_3_C

18

I

The possible input configurations are listed in the input select register at I2C subaddress 00h (see

VI_4_A

23

I

Section 2.11.1).

 

 

 

 

Clock Signals

 

 

 

 

 

 

 

DATACLK

40

O

Line-locked data output clock

 

 

 

 

XTAL1

74

I

External clock reference input. It can be connected to an external oscillator with a 1.8-V compatible clock

signal or a 14.31818-MHz crystal oscillator.

 

 

 

 

 

 

 

XTAL2

75

O

External clock reference output. Not connected if XTAL1 is driven by an external single-ended oscillator.

 

 

 

 

Digital Video

 

 

 

 

 

 

 

 

57, 58,

 

 

C_[9:0]/

59, 60,

 

Digital video output of CbCr, C[9] is MSB and C[0] is LSB. Also, these terminals can be programmable

63, 64,

I/O

general-purpose I/O.

GPIO[9:0]

65, 66,

 

For the 8-bit mode, the two LSBs are ignored. Unused outputs can be left unconnected.

 

 

 

69, 70

 

 

 

 

 

 

 

43, 44,

 

 

 

45, 46,

 

Digital video output of Y/YCbCr, Y[9] is MSB and Y[0] is LSB.

Y[9:0]

47, 50,

O

For the 8-bit mode, the two LSBs are ignored. Unused outputs can be left unconnected.

 

51, 52,

 

 

 

 

 

53, 54

 

 

 

 

 

Miscellaneous Signals

 

 

 

 

 

 

GPIO

35

I/O

Programmable general-purpose I/O

 

 

 

 

GLCO/I2CA

37

I/O

Genlock control output (GLCO) uses real time control (RTC) format.

During reset, this terminal is an input used to program the I2C address LSB.

 

 

 

INTREQ

30

O

Interrupt request

 

 

 

 

 

14, 15,

 

Not connected. These terminals can be connected to power or ground (compatible with TVP5146

NC

19, 20,

 

 

terminals), internally floating.

 

21, 22

 

 

 

 

 

 

 

 

 

 

 

Power down input:

PWDN

33

I

1 = Power down

 

 

 

0 = Normal mode

 

 

 

 

RESETB

34

I

Reset input, active low (see Section 2.8)

 

 

 

 

Host Interface

 

 

 

 

 

 

 

SCL

28

I

I2C clock input

SDA

29

I/O

I2C data bus

6

TVP5147M1PFP

SLES140A—March 2007

Page 13 Page 15
Image 14
Page 13 Page 15
Contents Data Manual Important Notice Contents Section 11.11 Section 11.59 Example List of Illustrations List of Tables Introduction Detailed Functionality Ordering Information TVP5147M1 ApplicationsRelated Products Packaged DevicesFunctional Block Diagram Terminal Assignments PFP Package TOP View−1. Terminal Functions Miscellaneous SignalsTerminal Functions Terminal Description Name NumberSync Signals VS/VBLK/GPIOIntroduction PGA Video Input Switch ControlAnalog Processing and A/D Converters ADCAnalog Video Output Analog Input ClampingAutomatic Gain Control 5 A/D ConvertersComposite Processor Digital Video Processing1 2⋅ Decimation Filter NTSC/PAL CVBS/C−50 −60 −70 −10 − dB −20−30 −40 −10OUT Luminance ProcessingColor Transient Improvement Output Formatter Clock CircuitsReal-Time Control RTC Terminal Separate Syncs−1. Output Format Name NumberVblk Start Line 525 First Field Video VS StartFID Vblk 622 623 624 625 First Field Video VS Start Vblk Start 23 24 Vblk Stop 336 337Avid Start Avid Stop Dataclk = 2⋅ Pixel Clock ModeHorizontal Blanking Cb0 Cr0 HS Start HS Stop −15. Horizontal Synchronization Signals for 20-Bit 422 Mode Avid Stop Dataclk = 1⋅ Pixel Clock Mode−3. EAV and SAV Sequence Embedded SyncsI2C Host Interface D9 MSB2 I2C Operation Reset and I2C Bus Address SelectionVbus Access −4. I 2C Host Interface Terminal DescriptionVbus HostI2C WSS VitcVBI System Standard Line Number Number of Bytes VBI Data Processor−6. Supported VBI System Byte Description VBI Fifo and Ancillary Data in Video Stream−7. Ancillary Data Format and Sequence LSBVBI Raw Data Output Reset and Initialization−9. Reset Sequence −8. VBI Raw Data Output FormatInternal Control Registers Adjusting External SyncsRegister Name 2C Subaddress Default −10. I 2C Register SummaryVblk start line V bit control 75h 12h VCR trick mode control 76h −11. Vbus Register Summary Register Definitions −12. Analog Channel and Video Mode SelectionMode Inputs Selected Input Select Output HEX Input Select RegisterCvbs and S-Video Component Video AFE Gain Control RegisterVideo Standard Register Subaddress 03h Default 00h Operation Mode RegisterAutoswitch Mask Register Color Killer Register Luminance Processing Control 1 RegisterLuminance Processing Control 3 Register Subaddress 08h Default 02h Reserved Trap filter selectLuminance Processing Control 2 Register Luminance Brightness RegisterChroma Hue Register Luminance Contrast RegisterChrominance Saturation Register Chrominance Processing Control 1 RegisterAvid Start Pixel Register Subaddress 0Eh DefaultChrominance Processing Control 2 Register WCFHsync Stop Pixel Register Avid Stop Pixel RegisterHsync Start Pixel Register Vsync Start Line RegisterVblk Start Line Register CTI Delay RegisterVsync Stop Line Register Vblk Stop Line RegisterSync Control Register Subaddress 2Eh Default 00h CTI coring CTI gainCTI Control Register Output Formatter 2 Register Subaddress 33h Default 40hOutput Formatter 1 Register CbCr code ReservedOutput Formatter 3 Register Output Formatter 4 Register Output Formatter 5 Register Clear Lost Lock Detect Register Subaddress 39h Default 00hOutput Formatter 6 Register Status 1 Register Read onlyColor killed Status 2 RegisterAGC Gain Status Register Subaddress 3Ch Fine gain 3Dh Coarse gainVideo Standard Status Register Gpio Input 1 RegisterGpio Input 2 Register Glco FIDAFE Coarse Gain for CH 1 Register Subaddress 46h Default 20h Cgain 1 ReservedSubaddress 47h Default 20h Cgain 2 Reserved AFE Coarse Gain for CH 2 RegisterAFE Coarse Gain for CH 3 Register Subaddress 48h Default 20h Cgain 3 ReservedSubaddress 49h Default 20h Cgain 4 Reserved AFE Coarse Gain for CH 4 RegisterAFE Fine Gain for Pr Register AFE Fine Gain for Pb RegisterAFE Fine Gain for YChroma Register Field ID Control Register Subaddress 57h Default 00hAFE Fine Gain for CVBSLuma Register FID controlReg 69h Reg 75h Mode Standard LPF Nonstandard LPF Bit Subaddress 69h Default 00hBit mode Bit and V-bit Control 1 RegisterROM Version Register Back-End AGC Control RegisterAGC Decrement Speed Control Register Luma peak B Composite peak Subaddress 74h Default 00h Luma peak aAGC White Peak Processing Register V Bit Control Register Lines per frame BitHorizontal Shake Increment Register VCR Trick Mode Control RegisterAGC Increment Delay Register AGC Increment Speed RegisterChip ID LSB Register Analog Output Control 1 RegisterChip ID MSB Register Cpll Speed Control RegisterVertical Line Count Register AGC Decrement Delay RegisterStatus Request Register VDP TTX Filter And Mask Registers VDP TTX Filter Control Register Filter VDP Fifo Word Count RegisterNibble PassVDP Fifo Output Control Register VDP Fifo Reset RegisterVDP Fifo Interrupt Threshold Register VDP Line Number Interrupt RegisterVDP Line Start Register VDP Global Line Mode RegisterVDP Pixel Alignment Register VDP Line Stop RegisterVbus Data Access With No Vbus Address Increment Register VDP Full Field Enable RegisterVDP Full Field Mode Register Vbus Data Access With Vbus Address Increment RegisterInterrupt Raw Status 0 Register Vbus Address Access RegisterFifo Read Data Register Fifo Thrs TTX WSS VPS Vitc CC F2 CC F1Reserved Lock Interrupt Raw Status 1 RegisterInterrupt Status 0 Register Fifo fullInterrupt Status 1 Register Interrupt Mask 0 Register Interrupt Clear 0 Register Subaddress F5h Default 00hInterrupt Mask 1 Register Subaddress F7h Default 00h Interrupt Clear 1 RegisterVDP WSS Data Register Vbus Register DefinitionsVDP Closed Caption Data Register Subaddress ByteVDP V-Chip TV Rating Block 2 Register VDP Vitc Data RegisterVDP V-Chip TV Rating Block 1 Register None VDP V-Chip TV Rating Block 3 RegisterVDP V-CHIP Mpaa Rating Data Register TV-PGVDP General Line Mode and Line Address Register Default line mode = FFh, address = 00hVDP VPS/Gemstar Data Register VPS Read onlyInterrupt Configuration Register Analog Output Control 2 RegisterAbsolute Maximum Ratings† Crystal SpecificationsCrystal Specifications MIN NOM MAX Unit Recommended Operating ConditionsAnalog Processing and A/D Converters Electrical CharacteristicsDC Electrical Characteristics see Note Parameter Test Conditions MIN TYP MAX UnitVOH VOL TimingDataclk AVID, VS, HS, FID VC1 SDA VC0 SCLElectrical Specifications Assumptions Recommended SettingsExample Assumptions Example Register Settings Example Register Settings Application Example −1. Example Application CircuitDesigning With PowerPADt Devices Qty Orderable Device Status Package Pins Package Eco PlanMSL Peak Temp Page

TVP5147M1PFP specifications

The Texas Instruments TVP5147M1PFP is a versatile video decoder that stands out in the realm of analog video processing. This device is particularly designed for high-quality video applications, making it an excellent choice for a variety of consumer and professional electronics that require reliable video decoding capabilities.

One of the main features of the TVP5147 is its ability to decode multiple video formats, including NTSC, PAL, and SECAM. This flexibility allows the decoder to seamlessly interface with various video sources from different geographic regions, providing a global solution for video applications. The TVP5147 includes advanced synchronization features, ensuring it can effectively handle video signals that may vary in timing and quality.

The device is equipped with a sophisticated 10-bit analog-to-digital converter (ADC), which enhances the precision and clarity of the digital video output. This high-resolution capability allows for improved color accuracy and detail, leading to a more lifelike video representation. Additionally, the TVP5147 utilizes advanced digital processing technologies, including noise reduction and image enhancement features, contributing to outstanding image quality even in less than ideal input conditions.

Another notable characteristic of the TVP5147M1PFP is its support for various output formats, including ITU-R BT.601 and 656, which facilitates easy integration into different systems. The device can also provide various output resolutions, catering to the needs of diverse applications ranging from standard definition to high definition displays.

In terms of connectivity, the TVP5147 offers multiple input options, including composite video, S-video, and component video interfaces. This versatility ensures that it can accommodate a wide range of video sources, from traditional VHS players to modern digital cameras. Furthermore, the integrated video control features allow for easy adjustment of parameters such as brightness, contrast, and saturation.

The power consumption of the TVP5147M1PFP is optimized for low-energy applications while maintaining high performance, making it suitable for battery-powered devices and energy-efficient designs. Overall, the Texas Instruments TVP5147M1PFP is an exceptional video decoder that blends flexibility, high quality, and advanced technology, making it a preferred choice for video processing in numerous consumer and industrial applications. Its combination of features ensures reliable performance and high-quality output, fulfilling the demands of modern multimedia environments.
Top Page Image Contents