Transcend Information TS4G-32GSDHC6-P2 manual Architecture

Page 2

TS4G-32GSDHC6-P2

SDHC Memory Card + Reader P2

 

 

 

Architecture

 

 

Transcend Information Inc.

2

Image 2
Contents TS4G-32GSDHC6-P2 Architecture General Power Supply VoltageBus Signal Line Load Current ConsumptionSingle card capacitance Bus Signal Levels Bus Timing Output Delay time during Data Transfer Mode Bus Timing High Speed Mode Output Hold time Reliability and Durability Register Information OCR registerPNM MIDOID MDT PRVPSN CRCCsdstructure CSD Register Fields CSD VersionTranspeed TaacNsac Readblpartial CCCReadbllen WriteblkmisalignEraseblken WpgrpenableCsize SectorsizeTmpwriteprotect CopyPermwriteprotect FileformatRCA Register Datastataftererase ScrstructureSdspec Sdsecurity SdbuswidthsMechanical Dimension TS4G-32GSDHC6-P2 TS4G-32GSDHC6-P2 Dimensions Description PlacementFeatures System RequirementsPin Identification Block DiagramPinouts Recommended Operating Conditions DC CharacteristicsDC Electrical Characteristics of 3.3V I/O