Transcend Information TS4G-32GSDHC6-P2 manual Bus Timing High Speed Mode

Page 8

TS4G-32GSDHC6-P2

SDHC Memory Card + Reader P2

 

 

 

Bus Timing (High Speed Mode)

 

Parameter

Symbol

 

Min

Max.

Unit

Remark

 

Clock CLK (All values are referred to min (VIH) and max (VIL)

 

 

 

 

 

Clock frequency Data Transfer Mode

fPP

 

0

50

MHz

CCARD 10 pF, (1 card)

 

Clock low time

tWL

 

7

 

ns

CCARD 10 pF, (1 card)

 

Clock high time

tWH

 

7

 

ns

CCARD 10 pF, (1 card)

 

Clock rise time

tTLH

 

 

3

ns

CCARD 10 pF, (1 card)

 

Clock fall time

tTHL

 

 

3

ns

CCARD 10 pF, (1 card)

 

Inputs CMD, DAT (referenced to CLK)

 

 

 

 

 

 

 

Input set-up time

tISU

 

6

 

ns

CCARD 10 pF, (1 card)

 

Input hold time

tIH

 

2

 

ns

CCARD 10 pF, (1 card)

 

Outputs CMD, DAT (referenced to CLK)

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Transcend Information Inc.

8

 

 

 

 

 

 

 

 

 

 

Image 8
Contents TS4G-32GSDHC6-P2 Architecture Power Supply Voltage Bus Signal Line LoadGeneral Current ConsumptionSingle card capacitance Bus Signal Levels Bus Timing Output Delay time during Data Transfer Mode Bus Timing High Speed Mode Output Hold time Reliability and Durability Register Information OCR registerPNM MIDOID PRV PSNMDT CRCCsdstructure CSD Register Fields CSD VersionTranspeed TaacNsac CCC ReadbllenReadblpartial WriteblkmisalignWpgrpenable CsizeEraseblken SectorsizeCopy PermwriteprotectTmpwriteprotect FileformatRCA Register Datastataftererase ScrstructureSdspec Sdsecurity SdbuswidthsMechanical Dimension TS4G-32GSDHC6-P2 TS4G-32GSDHC6-P2 Description Placement FeaturesDimensions System RequirementsPin Identification Block DiagramPinouts Recommended Operating Conditions DC CharacteristicsDC Electrical Characteristics of 3.3V I/O