Transcend Information TS4G-32GSDHC6-P2 manual Taac, Nsac, Transpeed

Page 15

TS4G-32GSDHC6-P2	SDHC Memory Card + Reader P2

CSD Register Structure

•TAAC

This field is fixed to 0Eh, which indicates 1 ms. The host should not use TAAC, NSAC, and R2W_FACTOR to calculate timeout and should uses fixed timeout values for read and write operations (See 4.6.2).

•NSAC

This field is fixed to 00h. NSAC should not be used to calculate time-out values.

•TRAN_SPEED

The following table defines the maximum data transfer rate per one data line - TRAN_SPEED:

Transcend Information Inc.

15

Image 15

Contents TS4G-32GSDHC6-P2 Architecture Current Consumption Power Supply VoltageBus Signal Line Load GeneralSingle card capacitance Bus Signal Levels Bus Timing Output Delay time during Data Transfer Mode Bus Timing High Speed Mode Output Hold time Reliability and Durability OCR register Register InformationMID OIDPNM CRC PRVPSN MDTCSD Register Fields CSD Version CsdstructureTaac NsacTranspeed Writeblkmisalign CCCReadbllen ReadblpartialSectorsize WpgrpenableCsize EraseblkenFileformat CopyPermwriteprotect TmpwriteprotectRCA Register Scrstructure SdspecDatastataftererase Sdbuswidths SdsecurityMechanical Dimension TS4G-32GSDHC6-P2 TS4G-32GSDHC6-P2 System Requirements Description PlacementFeatures DimensionsBlock Diagram PinoutsPin Identification DC Characteristics DC Electrical Characteristics of 3.3V I/ORecommended Operating Conditions