|
|
|
|
|
| MV64360 Reset Configuration |
|
|
|
|
|
|
|
|
|
|
|
|
|
| Table |
|
|
| |||||
|
| 2 | |||||||
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
|
| Device |
| Default |
|
|
|
|
|
|
| AD Bus | Select |
|
|
|
|
|
| |
| Signal | Option | Setting | Description | State of Bit vs. Function |
|
|
| |
|
|
|
|
|
|
|
|
|
|
| AD[31:29] | Resistors | 101 | PCI_0 DLL | 000 | DLL disable |
|
|
|
|
|
|
| control |
|
|
|
|
|
|
|
|
| 001 | Conventional PCI mode at |
|
|
| |
|
|
|
|
|
|
|
| ||
|
|
|
|
|
| 66MHz |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| 101 |
|
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| 110 |
|
|
| |
|
|
|
|
|
|
|
|
|
|
| TxD0[0] | Resistor | 0 | Gigabit port 0 | 0 | MII/GMII |
|
|
|
|
|
|
| GMII/PCS |
|
|
|
|
|
|
|
|
| 1 | PCS |
|
|
| |
|
|
|
| Select |
|
|
| ||
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
|
| TxD1[0] | Resistor | 0 | Gigabit port 1 | 0 | MII/GMII |
|
|
|
|
|
|
| GMII/PCS |
|
|
|
|
|
|
|
|
| 1 | PCS |
|
|
| |
|
|
|
| Select |
|
|
| ||
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
|
| WE[3:0], | Resistor | X | DRAM PLL N | TBD | Refer to MV64360 |
|
|
|
| DP[3:0] |
|
| Divider [7:4], |
| Specification |
|
|
|
|
|
|
| [3:0] |
| 00 Rev. B (1/13/2003) page |
|
|
|
|
|
|
|
|
| 144 for detail. MVME6100 |
|
|
|
|
|
|
|
|
| is not using this mode. |
|
|
|
|
|
|
|
|
|
|
|
|
|
| BADR[0] | Resistor | 1 | DRAM PLL | 1 | Pull up NP |
|
|
|
|
|
|
| NP |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| BADR[1] | Resistor | 1 | DRAM PLL | 1 | Pull down HIKVCO |
|
|
|
|
|
|
| HIKVCO |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| BADR[2] | Resistor | 1 | DRAM PLL | 0 | PLL power down |
|
|
|
|
|
|
| NP |
| (normal operation) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| 1 | PLL power up |
|
|
|
|
|
|
|
|
|
|
|
|
|
| TxD0[6:1] | Resistor | X | DRAM PLL M | TBD | Refer to MV64360 |
|
|
|
|
|
|
| Divider |
| Specification |
|
|
|
|
|
|
|
|
| 00 Rev. B (1/13/2003) page |
|
|
|
|
|
|
|
|
| 144 for detail. MVME6100 |
|
|
|
|
|
|
|
|
| is not using this mode. |
|
|
|
|
|
|
|
|
|
|
|
|
|
http://www.motorola.com/computer/literature |