Emerson MVME6100 manual MV64360 Interrupt Controller, MV64360 Interrupt Assignments

Page 49

Programming Details

	2	PCI0 bus at 133MHz and the secondary PMCspan bus at 33 or 66 MHz.
	2	See the PLX PCI6520 Specification for further programming information.

MV64360 Interrupt Controller

The MVME6100 uses the MV64360 interrupt controller to route internal and external interrupt requests to the CPU and the PCI bus. The MV64360 interrupt controller registers are implemented as part of the CPU interface unit in order to have minimum read latency from CPU interrupt handler.

This is not backward compatible with the Discovery I implementation since the registers are placed at different offsets. The external interrupt sources will use the GPP interface to register external interrupts. The following table shows the MVME6100 interrupt assignment to MV64360 GPP pins.

Table 2-8. MV64360 Interrupt Assignments

GPP
Group	MV64360	Edge/Level	Polarity	Interrupt Source	Notes

0	GPP[0]	Level	High	COM1 COM2	3

	GPP[1]	Level	N.A.	Unused, pulled high	7
				onboard

	GPP[2]	Level	Low	ABORT#

	GPP[3]	Level	Low	RTC Thermostat output	6

	GPP[5]	Level	High	IPMC761 interrupt	2

	GPP[6]	Level	Low	MV64360 WDNMI#
				interrupt

	GPP[7]	Level	Low	BCM5421S PHY 1 INTR#
				BCM5421S PHY 2 INTR#

2	GPP[16]	Level	Low	PCI-PMC 0 INTA#, PMC 1	2
				INTC#

	GPP[17]	Level	Low	PCI-PMC 0 INTB#, PMC 1	2
				INTD#,

2-16	Computer Group Literature Center Web Site

Image 49

Contents MVME6100 Single-Board Computer Programmer’s Reference GuidePage Ground the Instrument Safety SummaryFlammability Lithium Battery CautionEMI Caution CE Notice European Community Limited and Restricted Rights Legend Contents Appendix a List of Figures List of Tables Model Number Description About This GuideComments and Suggestions Overview of ContentsBold Conventions Used in This ManualOverview IntroductionFeature Description MVME6100 Features SummaryNvram PCI/PMC MVME6100 Board Layout Diagram Default Processor Address Map Default Processor Memory MapMemory Maps Processor Address Start End Size Definition41FF Ffff 29FF FfffF0FF Ffff F100 FfffMOTLoad’s Processor Address Map MOTLoad’s Processor Memory MapDefault PCI Address Map Default PCI Memory MapPCI Address Start End Size Definition VME Memory Map MOTLoad’s PCI Memory MapsSystem I/O Memory Map MOTLoad’s PCI Memory MapsAddress Definition Device Bank 1 I/O Memory MapM48T37V NVRAM/RTC COM 1 UartSystem Status Register System Status RegisterRefclk BankselFlashbsyl AbortlFusestat SrominitEepromwp BdfailFlashawp System Status Register 2- 0xF1100001Fbootbwphdr FbootbwpTstatmask FbawphdrReset Board Rsvd BoardresetSystem Status Register 3- 0xF1100002 10. Presence Detect Register Presence Detect RegisterIpmcprsnt EREADY111. Configuration Header/Switch Register Configuration Header/Switch Register S1Pcieprsntl PMC0PL3 4 5 6 7 Quad Universal Asynchronous Receiver/Transmitter Uart Time Base Enable Register12. Tben Register TBEN0Real-Time Clock and Nvram 13. M48T37V AccessAddress Offset Function 0xF1110000 Programming Details MV64360 Multi-Purpose Port ConfigurationMPP Pin Input Number Output Function MV64360 MPP Pin Function AssignmentsMV64360 Reset Configuration Srom MV64360 Power-Up Configuration SettingsMV64360 Power-Up Configuration Settings PCI1 DLL DramMII/GMII GMII/PCS PCI0 DLLDram PLL N TBD BADR0Real-Time Clock and Nvram Flash MemoryM48T37V Access Two-Wire Serial InterfaceI2C Bus Device Addressing DDR Dram Serial Presence DetectDevice Address Device Function Size A2A1A0 AddressTemperature Sensor VPD and User Configuration EEPROMsMV64360 Initialization MV64360 Device Controller Bank AssignmentsPCI Bus 0 and PCI Bus 1 Local Buses MPC Bus and PCI Bus ArbitrationPCI Mode/Frequency Selection Device Bank AssignmentsIdsel Mapping for PCI Devices PCI Configuration SpaceIdsel AD20 PCI Bus 1 Local Bus PMC Expansion Slots PCI Arbitration Assignments for MV64360 AsicPCI Arbitration Assignments for MV64360 MPP Pin Assignment PCI MastersPCI Bus 1 Local Bus PMC Expansion Slots PCI Bus 0 Local Bus DevicesMV64360 Interrupt Assignments MV64360 Interrupt ControllerGroup MV64360 Edge/Level Polarity Interrupt Source PCI-PMC 0 INTD#, PMC INTB# PCI-PMC 0 INTC#, PMC INTA#DS1621 Digital Thermometer and Thermostat provides MV64360 Endian IssuesTable A-1. Motorola Computer Group Documents Motorola Computer Group DocumentsDocument Title Motorola Publication Number Table A-2. Manufacturers’ Documents Manufacturers’ DocumentsDocument Title and Source Publication Number MPC7457EC/DManufacturers’ Documents Table A-2. Manufacturers’ Documents Table A-3. Related Specifications Related SpecificationsIndex