![Table of Contents](/images/new-backgrounds/125091/1250917x1.webp)
|
| EVB7400 |
| Table of Contents |
|
CHAPTER 1 INTRODUCTION | 6 | |
1.1 | SYSTEM REQUIREMENTS | 6 |
1.2 | BOARD COMPONENTS | 8 |
CHAPTER 2 BOARD CONFIGURATION | 11 | |
2.1 | ENDIAN SELECTION (SW1) | 11 |
2.2 | BOOT ROM AND ROM BANK0 LENGTH SELECTION (SW2) | 11 |
2.3 | NAND FLASH | 11 |
2.4 | GPIO SETTING | 12 |
CHAPTER 3 SETUP EVB7400 ENVIRONMENTS | 13 | |
3.1 | ETHERNET 10/100 | 13 |
3.2 | CONNECTION METHOD FOR UTP CABLE | 13 |
CHAPTER 4 CONNECTION CONFIGURATIONS FOR DEBUG CONSOLE | 15 | |
4.1 | CONFIGURATION THE HYPER TERMINAL | 15 |
4.2 | DOWNLOADING BINARY IMAGE AND FLASH WRITE | 16 |
4.2.1 | Downloading Binary Image | 16 |
4.2.2 | Flash Write | 19 |
CHAPTER 5 OPENNICE32 INSTALLATION | 20 | |
5.1 | OPENICE32 | 20 |
5.2 | CONNECTING EVB7400 AND PC | 20 |
5.3 | POWERING UP THE BOARD AND OPENICE32 | 20 |
CHAPTER 6 EVB7400 1.0 SCHEMETIC AND BOM | 21 | |
6.1 | EVB7400 BOM | 21 |
6.2 | EVB7400 SCHEMATIC | 24 |
User’s Manual V.0.10 | 4/36 |
Copyright © 2004 MCS LOGIC Limited. All rights reserved