Connect Tech Inc. FreeForm/Express S6 - PCIe
FPGA Design
In general, FPGA designs developed for the FreeForm/Express S6 can be based on IP generated with Xilinx’s CORE Generator. The following table lists the CORE Generator IP proven to be compatible, along with their current versions numbers.
Function | IP | Version | Note |
|
| ||||
|
|
|
|
|
Memory | MIG | 3.6 |
|
|
|
|
|
|
|
Rocket I/O | 1.7 |
|
| |
Transceiver Wizard |
|
| ||
|
|
|
| |
|
|
|
|
|
PCIe | 1.4 |
|
| |
Block for PCI Express |
|
| ||
|
|
|
| |
|
|
|
|
|
Ethernet | Tri Mode Ethernet MAC | 4.4 | A valid license is required to use this IP, contact Xilinx |
|
for details |
| |||
|
|
|
| |
|
|
|
|
|
For the latest reference designs developed by Connect Tech Inc., visit http://devel.connecttech.com
Revision 0.01 | 18 |
