CY7C024AV/024BV/025AV/026AV

CY7C0241AV/0251AV/036AV

Switching Waveforms (continued)

Figure 14. Busy Timing Diagram No.1 (CE Arbitration)[48]

CELValid First

ADDRESS L,R

CEL

CER

BUSYR

CER ValidFirst:

ADDRESSL,R

CER

CE L

BUSYL

ADDRESS MATCH

tPS

 

 

 

tBLC

 

 

 

 

 

 

 

tBHC

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

ADDRESS MATCH

 

tPS

 

tBLC

tBHC

Figure 15. Busy Timing Diagram No.2 (Address Arbitration)[48]

Left Address Valid First:

ADDRESSL

ADDRESSR

BUSY R

tRC or tWC

ADDRESS MATCH

 

ADDRESS MISMATCH

 

tPS

 

 

tBLA

 

 

 

 

tBHA

 

 

 

 

 

 

 

 

 

 

 

 

 

Right Address Valid First:

ADDRESSR

ADDRESSL

BUSY L

tRC or tWC

ADDRESS MATCH

 

ADDRESS MISMATCH

 

tPS

 

 

tBLA

 

 

 

 

 

 

 

tBHA

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Note

48. If tPS is violated, the busy signal is asserted on one side or the other, but there is no guarantee to which side BUSY is asserted.

Document #: 38-06052 Rev. *J

Page 15 of 19

[+] Feedback

Page 15
Image 15
Cypress CY7C026AV, CY7C024AV, CY7C024BV, CY7C0251AV, CY7C036AV, CY7C025AV, CY7C0241AV CER ValidFirst, Right Address Valid First