Manuals / Cypress / Computer Equipment / Computer Hardware

Cypress CY7C1297H manual Document History, Document Number, Ecn No, Issue Date, Orig. of, Change

Models: CY7C1297H

1 15

Download 15 pages 58.36 Kb

Page 15

Image 15

CY7C1297H

Document History

Document Title: CY7C1297H 1-Mbit (64K x 18) Flow-Through Sync SRAM

Document Number: 38-05669

REV.	ECN NO.	Issue Date	Orig. of	Description of Change
REV.	ECN NO.	Issue Date	Change	Description of Change

**	345879	See ECN	PCI	New Data Sheet

*A	430677	See ECN	NXR	Changed address of Cypress Semiconductor Corporation on Page# 1 from
				“3901 North First Street” to “198 Champion Court”
				Added 2.5VI/O option
				Changed Three-State to Tri-State
				Included Maximum Ratings for VDDQ relative to GND
				Modified “Input Load” to “Input Leakage Current except ZZ and MODE” in the
				Electrical Characteristics Table
				Modified test condition from VIH < VDD to VIH < VDD
				Replaced Package Name column with Package Diagram in the Ordering
				Information table
*B	482139	See ECN	VKN	Converted from Preliminary to Final.
				Updated the Ordering Information table.

Document #: 38-05669 Rev. *B

Page 15 of 15

[+] Feedback

Page 15

Image 15

Cypress Document History, Document Title CY7C1297H 1-Mbit 64K x 18 Flow-Through Sync SRAM, Document Number, Ecn No

Contents

Functional Description1 FeaturesLogic Block Diagram CY7C1297HCY7C1297H Pin Configuration 100-Pin TQFPSelection Guide 15CY7C1297HCY7C1297H Pin DescriptionsPower supply inputs to the core of the device Power supply for the I/O circuitryCY7C1297H Interleaved Burst Address Table MODE = Floating or VDDLinear Burst Address Table MODE = GND Functional OverviewCY7C1297H ZZ Mode Electrical CharacteristicsBW B Truth Table for Read/Write2CY7C1297H FunctionCY7C1297H Maximum RatingsOperating Range Electrical Characteristics Over the Operating Range 7CY7C1297H Capacitance9Thermal Resistance9 AC Test Loads and WaveformsCY7C1297H Switching Characteristics Over the Operating Range 10+ Feedback Timing DiagramsCY7C1297H Read Cycle Timing16+ Feedback Timing Diagrams continuedCY7C1297H Write Cycle Timing16+ Feedback Timing Diagrams continuedCY7C1297H Read/Write Timing16, 18Page 13 of Timing Diagrams continuedZZ Mode Timing20 CY7C1297HPackage Diagram Ordering InformationCY7C1297H Document Title CY7C1297H 1-Mbit 64K x 18 Flow-Through Sync SRAM Document HistoryIssue Date CY7C1297H

Document History

Document Title: CY7C1297H 1-Mbit (64K x 18) Flow-Through Sync SRAM

Document Number: 38-05669

ECN NO.

Issue Date

Orig. of

Description of Change

Change