Manuals / Cypress / Computer Equipment / Computer Hardware

Cypress CY7C1916BV18 Logic Block Diagram CY7C1318BV18, Logic Block Diagram CY7C1320BV18, Bws

Models: CY7C1316BV18 CY7C1916BV18 CY7C1320BV18 CY7C1318BV18

1 31

Download 31 pages 59.15 Kb

Page 3

Image 3

CY7C1316BV18, CY7C1916BV18

CY7C1318BV18, CY7C1320BV18

Logic Block Diagram (CY7C1318BV18)

Burst

Logic

A(19:0)

A(19:1)

Address

CLK

K Gen.

DOFF

VREF
		Control


R/W
R/W		Logic
		Logic
BWS
BWS	[1:0]

	Write	Write
DecodeAdd.Write	Reg	Reg	DecodeAdd.Read
DecodeAdd.Write	512Kx18Array	512Kx18Array	DecodeAdd.Read	Logic	18
					18
				Output	R/W
	Read Data Reg.			Control	C
	Read Data Reg.				C
					C

36
36
	18	Reg.		Reg.	18		CQ
	18	Reg.		Reg.	18		CQ
18						18	CQ


		Reg.	18				DQ[17:0]

Logic Block Diagram (CY7C1320BV18)

Burst

Logic

A(18:0)

A(18:1)

Address

CLK

K Gen.

DOFF

VREF
		Control


R/W
R/W		Logic
		Logic
BWS
BWS	[3:0]

	Write	Write
DecodeAdd.Write	Reg	Reg	DecodeAdd.Read
DecodeAdd.Write	256Kx36Array	256Kx36Array	DecodeAdd.Read	Logic	36
					36
				Output	R/W
	Read Data Reg.			Control	C
	Read Data Reg.				C
					C

72
72
	36	Reg.		Reg.	36		CQ
	36	Reg.		Reg.	36		CQ
36						36	CQ


		Reg.	36				DQ[35:0]

Document Number: 38-05621 Rev. *D

Page 3 of 31

[+] Feedback

Page 3

Image 3

Cypress CY7C1916BV18, CY7C1316BV18 manual Logic Block Diagram CY7C1318BV18, Logic Block Diagram CY7C1320BV18, Bws

CY7C1316BV18, CY7C1916BV18, CY7C1320BV18, CY7C1318BV18 specifications

The Cypress CY7C1318BV18, CY7C1320BV18, CY7C1916BV18, and CY7C1316BV18 are advanced synchronous static RAM (SRAM) devices designed to meet the high-performance requirements of modern computing systems. Offering a blend of high speed, low power consumption, and large storage capacities, these chips are widely utilized in applications such as networking equipment, telecommunications, and high-speed data processing.

The CY7C1318BV18 is a 2 Megabit SRAM that operates at a 2.5V supply voltage. It features a fast access time of 10ns, making it an excellent choice for systems that require rapid data retrieval. Its asynchronous interface simplifies integration into a wide range of devices. In terms of power efficiency, the CY7C1318BV18 has a low operating current, ensuring that it can be utilized in battery-powered applications without significantly draining power.

Similarly, the CY7C1320BV18 offers a larger 256 Kbit capacity while maintaining the same low-voltage operation and performance characteristics. This chip also features a synchronous interface, supporting high-speed data transfer rates that are ideal for networking and communication devices. The CY7C1320BV18's features include deep-write operation capabilities, enhancing its performance in write-intensive applications.

The CY7C1916BV18 takes performance a step further with its 32 Megabit capacity, suitable for applications requiring extensive memory resources. This device also supports advanced functions such as burst read modes, allowing for faster sequential data access. With its low-latency performance, the CY7C1916BV18 is an excellent choice for applications like digital signal processing and real-time data analysis.

Lastly, the CY7C1316BV18 is another variant offering 1 Megabit of storage. It combines high-speed functionality with low power usage, supporting a wide range of applications including consumer electronics and automotive systems. Its robust design ensures reliability under varying environmental conditions.

All of these SRAM devices incorporate Cypress’s advanced semiconductor technology, providing a combination of speed, efficiency, and reliability. They are available in various package options, which facilitate easy integration into diverse system designs. Overall, the Cypress CY7C1318BV18, CY7C1320BV18, CY7C1916BV18, and CY7C1316BV18 exemplify the company’s commitment to delivering high-quality memory solutions that cater to the evolving needs of the electronic industry.

Contents

Selection Guide FeaturesConfigurations Functional Description CLK Logic Block Diagram CY7C1316BV18Logic Block Diagram CY7C1916BV18 Doff Logic Block Diagram CY7C1318BV18 Logic Block Diagram CY7C1320BV18BWS CY7C1916BV18 2M x Pin ConfigurationBall Fbga 13 x 15 x 1.4 mm Pinout CY7C1316BV18 2M x CY7C1320BV18 512K x CY7C1318BV18 1M x Pin Definitions Pin Name Pin DescriptionSynchronous Read/Write Input. When TDO for Jtag Power Supply Inputs to the Core of the DevicePower Supply Inputs for the Outputs of the Device Referenced with Respect to Functional Overview SRAM#1 ZQ Application ExampleProgrammable Impedance Echo Clocks Comments Write Cycle DescriptionsOperation First Address External Second Address Internal Into the device. D359 remains unaltered Write cycle description table for CY7C1916BV18 followsWrite cycle description table for CY7C1320BV18 follows Device Ieee 1149.1 Serial Boundary Scan Jtag Idcode State diagram for the TAP controller follows TAP Controller State Diagram TAP Electrical Characteristics TAP Controller Block Diagram TAP Timing and Test Conditions TAP AC Switching Characteristics Register Name Bit Size Identification Register DefinitionsScan Register Sizes Instruction Codes Bit # Bump ID Boundary Scan Order Power Up Sequence in DDR-II Sram Power Up SequenceDLL Constraints Electrical Characteristics DC Electrical CharacteristicsMaximum Ratings AC Electrical Characteristics Input High Voltage Vref +Input LOW Voltage Vref Document Number 38-05621 Rev. *D Parameter Description Test Conditions Fbga Unit CapacitanceThermal Resistance Parameter Description Test Conditions Max Unit Parameter Min Max DLL Timing Parameter Min Max Output Times DON’T Care Undefined Switching Waveforms Ordering Information 250 167 Ball Fbga 13 x 15 x 1.4 mm Package Diagram NXR SYT USB Sales, Solutions, and Legal InformationWorldwide Sales and Design Support Products PSoC Solutions VKN/PYRS