Manuals / Cypress / Computer Equipment / Computer Hardware

Cypress CY7C1511V18 manual Logic Block Diagram CY7C1513V18, Logic Block Diagram CY7C1515V18

Models: CY7C1513V18 CY7C1526V18 CY7C1515V18 CY7C1511V18

1 32

Download 32 pages 29.64 Kb

Page 3

Image 3

CY7C1511V18, CY7C1526V18

CY7C1513V18, CY7C1515V18

Logic Block Diagram (CY7C1513V18)

D[17:0]

20Address

A(19:0) Register

K CLK

Gen.

DOFF

VREF		Control

WPS
		Logic

BWS
	[1:0]

Write Add. Decode

Write

Address

A(19:0)

Reg

1M x

Decode

18Array

ReadAdd.

Logic

Control

RPS

Read Data Reg.

Reg.

Q[17:0]

Reg.

Logic Block Diagram (CY7C1515V18)

D[35:0]

19Address

A(18:0) Register

K CLK

Gen.

DOFF

VREF		Control

WPS
		Logic

BWS
	[3:0]

Write Add. Decode

Write

Address

A(18:0)

Reg

512K x

Decode

36Array

ReadAdd.

Logic

Control

RPS

Read Data Reg.

144

Reg.

Q[35:0]

Reg.

Document Number: 38-05363 Rev. *F

Page 3 of 32

[+] Feedback

Page 3

Image 3

Cypress CY7C1511V18, CY7C1526V18 manual Logic Block Diagram CY7C1513V18, Logic Block Diagram CY7C1515V18

Contents

Selection Guide FeaturesConfigurations Functional Description Logic Block Diagram CY7C1511V18 Logic Block Diagram CY7C1526V18Doff Logic Block Diagram CY7C1515V18 Logic Block Diagram CY7C1513V18 CY7C1526V18 8M x Pin ConfigurationBall Fbga 15 x 17 x 1.4 mm Pinout CY7C1511V18 8M x CY7C1513V18 4M x WPS BWSCY7C1515V18 2M x Pin Name Pin Description Pin Definitions TDO for Jtag Power Supply Inputs to the Core of the DevicePower Supply Inputs for the Outputs of the Device Referenced with Respect to Write Operations Single Clock ModeFunctional Overview Read Operations Echo Clocks Concurrent TransactionsDepth Expansion Programmable Impedance Operation Application ExampleTruth Table Sram #1 BWS0 Write Cycle DescriptionsComments NWS1 BWS0 BWS1 BWS2 BWS3 Ieee 1149.1 Serial Boundary Scan Jtag Idcode TAP Controller State Diagram TCK TAP Controller Block DiagramTAP Electrical Characteristics TDI TAP Timing and Test Conditions TAP AC Switching Characteristics Register Name Bit Size Identification Register DefinitionsScan Register Sizes Instruction Codes Bit # Bump ID Boundary Scan Order Power Up Sequence in QDR-II Sram Power Up SequenceDLL Constraints Electrical Characteristics DC Electrical CharacteristicsMaximum Ratings AC Electrical Characteristics Parameter Description Test Conditions Fbga Unit CapacitanceThermal Resistance Parameter Description Test Conditions Max Unit LOW Switching CharacteristicsParameter Min Max High DLL Timing Parameter Min Max Output Times Read/Write/Deselect Sequence 28, 29 Switching Waveforms Ordering Information 250 167 Ball Fbga 15 x 17 x 1.4 mm Package Diagram Document History Document NumberREV ECN no Submission ORIG. Description of Change Date Pyrs Sales, Solutions, and Legal InformationWorldwide Sales and Design Support Products PSoC Solutions VKN/AESA